121 lines
3.4 KiB
C
121 lines
3.4 KiB
C
/*
|
|
* arch/arm/mach-at91/include/mach/hardware.h
|
|
*
|
|
* Copyright (C) 2003 SAN People
|
|
* Copyright (C) 2003 ATMEL
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_HARDWARE_H
|
|
#define __ASM_ARCH_HARDWARE_H
|
|
|
|
#include <asm/sizes.h>
|
|
|
|
/* DBGU base */
|
|
/* rm9200, 9260/9g20, 9261/9g10, 9rl */
|
|
#define AT91_BASE_DBGU0 0xfffff200
|
|
/* 9263, 9g45 */
|
|
#define AT91_BASE_DBGU1 0xffffee00
|
|
|
|
#if defined(CONFIG_ARCH_AT91RM9200)
|
|
#include <mach/at91rm9200.h>
|
|
#elif defined(CONFIG_ARCH_AT91SAM9260) || defined(CONFIG_ARCH_AT91SAM9G20)
|
|
#include <mach/at91sam9260.h>
|
|
#elif defined(CONFIG_ARCH_AT91SAM9261) || defined(CONFIG_ARCH_AT91SAM9G10)
|
|
#include <mach/at91sam9261.h>
|
|
#elif defined(CONFIG_ARCH_AT91SAM9263)
|
|
#include <mach/at91sam9263.h>
|
|
#elif defined(CONFIG_ARCH_AT91SAM9RL)
|
|
#include <mach/at91sam9rl.h>
|
|
#elif defined(CONFIG_ARCH_AT91SAM9G45)
|
|
#include <mach/at91sam9g45.h>
|
|
#elif defined(CONFIG_ARCH_AT91SAM9X5)
|
|
#include <mach/at91sam9x5.h>
|
|
#elif defined(CONFIG_ARCH_AT91X40)
|
|
#include <mach/at91x40.h>
|
|
#else
|
|
#error "Unsupported AT91 processor"
|
|
#endif
|
|
|
|
#if !defined(CONFIG_ARCH_AT91X40)
|
|
/*
|
|
* On all at91 except rm9200 and x40 have the System Controller starts
|
|
* at address 0xffffc000 and has a size of 16KiB.
|
|
*
|
|
* On rm9200 it's start at 0xfffe4000 of 111KiB with non reserved data starting
|
|
* at 0xfffff000
|
|
*
|
|
* Removes the individual definitions of AT91_BASE_SYS and
|
|
* replaces them with a common version at base 0xfffffc000 and size 16KiB
|
|
* and map the same memory space
|
|
*/
|
|
#define AT91_BASE_SYS 0xffffc000
|
|
#endif
|
|
|
|
/*
|
|
* On all at91 have the Advanced Interrupt Controller starts at address
|
|
* 0xfffff000 and the Power Management Controller starts at 0xfffffc00
|
|
*/
|
|
#define AT91_AIC 0xfffff000
|
|
#define AT91_PMC 0xfffffc00
|
|
|
|
/*
|
|
* Peripheral identifiers/interrupts.
|
|
*/
|
|
#define AT91_ID_FIQ 0 /* Advanced Interrupt Controller (FIQ) */
|
|
#define AT91_ID_SYS 1 /* System Peripherals */
|
|
|
|
#ifdef CONFIG_MMU
|
|
/*
|
|
* Remap the peripherals from address 0xFFF78000 .. 0xFFFFFFFF
|
|
* to 0xFEF78000 .. 0xFF000000. (544Kb)
|
|
*/
|
|
#define AT91_IO_PHYS_BASE 0xFFF78000
|
|
#define AT91_IO_VIRT_BASE (0xFF000000 - AT91_IO_SIZE)
|
|
#else
|
|
/*
|
|
* Identity mapping for the non MMU case.
|
|
*/
|
|
#define AT91_IO_PHYS_BASE AT91_BASE_SYS
|
|
#define AT91_IO_VIRT_BASE AT91_IO_PHYS_BASE
|
|
#endif
|
|
|
|
#define AT91_IO_SIZE (0xFFFFFFFF - AT91_IO_PHYS_BASE + 1)
|
|
|
|
/* Convert a physical IO address to virtual IO address */
|
|
#define AT91_IO_P2V(x) ((x) - AT91_IO_PHYS_BASE + AT91_IO_VIRT_BASE)
|
|
|
|
/*
|
|
* Virtual to Physical Address mapping for IO devices.
|
|
*/
|
|
#define AT91_VA_BASE_SYS AT91_IO_P2V(AT91_BASE_SYS)
|
|
#define AT91_VA_BASE_EMAC AT91_IO_P2V(AT91RM9200_BASE_EMAC)
|
|
|
|
/* Internal SRAM is mapped below the IO devices */
|
|
#define AT91_SRAM_MAX SZ_1M
|
|
#define AT91_VIRT_BASE (AT91_IO_VIRT_BASE - AT91_SRAM_MAX)
|
|
|
|
/* Serial ports */
|
|
#define ATMEL_MAX_UART 7 /* 6 USART3's and one DBGU port (SAM9260) */
|
|
|
|
/* External Memory Map */
|
|
#define AT91_CHIPSELECT_0 0x10000000
|
|
#define AT91_CHIPSELECT_1 0x20000000
|
|
#define AT91_CHIPSELECT_2 0x30000000
|
|
#define AT91_CHIPSELECT_3 0x40000000
|
|
#define AT91_CHIPSELECT_4 0x50000000
|
|
#define AT91_CHIPSELECT_5 0x60000000
|
|
#define AT91_CHIPSELECT_6 0x70000000
|
|
#define AT91_CHIPSELECT_7 0x80000000
|
|
|
|
/* Clocks */
|
|
#define AT91_SLOW_CLOCK 32768 /* slow clock */
|
|
|
|
|
|
#endif
|