89 lines
3.3 KiB
Plaintext
89 lines
3.3 KiB
Plaintext
/* Copyright (c) 2014-2015, The Linux Foundation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 and
|
|
* only version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
&mdss_mdp {
|
|
dsi_dual_jdi_4k_video: qcom,dsi_jdi_4k_video {
|
|
qcom,mdss-dsi-panel-name = "JDI 4K Dual video mode dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,mdss-dsi-panel-framerate = <60>;
|
|
qcom,mdss-dsi-panel-clockrate = <849520000>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0>;
|
|
qcom,mdss-dsi-stream = <0>;
|
|
qcom,mdss-dsi-panel-width = <1920>;
|
|
qcom,mdss-dsi-panel-height = <2160>;
|
|
qcom,mdss-dsi-h-front-porch = <100>;
|
|
qcom,mdss-dsi-h-back-porch = <80>;
|
|
qcom,mdss-dsi-h-pulse-width = <12>;
|
|
qcom,mdss-dsi-h-sync-skew = <0>;
|
|
qcom,mdss-dsi-v-back-porch = <16>;
|
|
qcom,mdss-dsi-v-front-porch = <16>;
|
|
qcom,mdss-dsi-v-pulse-width = <4>;
|
|
qcom,mdss-dsi-h-left-border = <0>;
|
|
qcom,mdss-dsi-h-right-border = <0>;
|
|
qcom,mdss-dsi-v-top-border = <0>;
|
|
qcom,mdss-dsi-v-bottom-border = <0>;
|
|
qcom,mdss-dsi-bpp = <24>;
|
|
qcom,mdss-dsi-underflow-color = <0x1eaaaa>;
|
|
qcom,mdss-dsi-border-color = <0>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,cmd-sync-wait-broadcast;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-panel-timings = [3e 38 26 00 68 6e 2a 3c 2c 03
|
|
04 00];
|
|
qcom,mdss-dsi-t-clk-post = <0x03>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x27>;
|
|
qcom,mdss-dsi-bl-max-level = <4095>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 0a 00 02 51 FF
|
|
15 01 00 00 0a 00 02 53 24
|
|
05 01 00 00 78 00 01 11
|
|
/* beginning of additional sequence */
|
|
/* Manufacturer Command Access Protect */
|
|
23 01 00 00 50 00 02 B0 04
|
|
/* Qualcomm's IP control */
|
|
29 01 00 00 0a 00 07 ED 80 00 34 5B 04 B0
|
|
/* Manufacturer Command Access Protect */
|
|
23 01 00 00 50 00 02 B0 03
|
|
05 01 00 00 10 00 01 29];
|
|
/* Set display on, wait 16ms */
|
|
qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
|
|
05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-reset-sequence = <1 200>, <0 200>, <1 200>;
|
|
|
|
qcom,mdss-dsi-fbc-enable;
|
|
qcom,mdss-dsi-fbc-bpp = <12>;
|
|
qcom,mdss-dsi-fbc-packing = <1>;
|
|
qcom,mdss-dsi-fbc-quant-error;
|
|
qcom,mdss-dsi-fbc-bias = <2>;
|
|
qcom,mdss-dsi-fbc-vlc-mode;
|
|
qcom,mdss-dsi-fbc-bflc-mode;
|
|
qcom,mdss-dsi-fbc-lossy-mode-idx = <3>;
|
|
qcom,mdss-dsi-fbc-pat-mode;
|
|
qcom,mdss-dsi-fbc-budget-ctrl = <5>;
|
|
qcom,mdss-dsi-fbc-block-budget = <91>;
|
|
qcom,mdss-dsi-fbc-h-line-budget = <1200>;
|
|
qcom,mdss-dsi-fbc-lossless-threshold = <0x200>;
|
|
qcom,mdss-dsi-fbc-lossy-threshold = <192>;
|
|
qcom,mdss-dsi-fbc-rgb-threshold = <0>;
|
|
};
|
|
};
|