201 lines
6.0 KiB
C
201 lines
6.0 KiB
C
/* Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met:
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials provided
|
|
* with the distribution.
|
|
* * Neither the name of The Linux Foundation nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NON-INFRINGEMENT ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
|
|
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
|
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
|
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
|
|
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <debug.h>
|
|
#include <platform.h>
|
|
#include <qgic.h>
|
|
#include <qtimer.h>
|
|
#include <board.h>
|
|
#include <boot_device.h>
|
|
#include <mmu.h>
|
|
#include <arch/arm/mmu.h>
|
|
#include <platform/iomap.h>
|
|
#include <platform/clock.h>
|
|
#include <smem.h>
|
|
#include <reg.h>
|
|
#include <qpic_nand.h>
|
|
#include <target.h>
|
|
|
|
extern struct smem_ram_ptable* target_smem_ram_ptable_init();
|
|
|
|
#define MSM_IOMAP_SIZE ((MSM_IOMAP_END - MSM_IOMAP_BASE)/MB)
|
|
|
|
/* LK memory - Strongly ordered, executable */
|
|
#define LK_MEMORY (MMU_MEMORY_TYPE_NORMAL_WRITE_THROUGH | \
|
|
MMU_MEMORY_AP_READ_WRITE)
|
|
/* Scratch memory - Strongly ordered, non-executable */
|
|
#define SCRATCH_MEMORY (MMU_MEMORY_TYPE_NORMAL_WRITE_THROUGH | \
|
|
MMU_MEMORY_AP_READ_WRITE | MMU_MEMORY_XN)
|
|
/* Peripherals - shared device */
|
|
#define IOMAP_MEMORY (MMU_MEMORY_TYPE_DEVICE_SHARED | \
|
|
MMU_MEMORY_AP_READ_WRITE | MMU_MEMORY_XN)
|
|
|
|
/* Map all the accesssible memory according to the following rules:
|
|
* 1. Map 1MB from MSM_SHARED_BASE with 1 -1 mapping.
|
|
* 2. Map MEMBASE - MEMSIZE with 1 -1 mapping.
|
|
* 3. Map all the scratch regions immediately after Appsbl memory.
|
|
* Virtual addresses start right after Appsbl Virtual address.
|
|
* 4. Map all the IOMAP space with 1 - 1 mapping.
|
|
* 5. Map all the rest of the SDRAM/ IMEM regions as 1 -1.
|
|
*/
|
|
mmu_section_t mmu_section_table[] = {
|
|
/* Physical addr, Virtual addr, Size (in MB), Flags */
|
|
{MSM_SHARED_BASE, MSM_SHARED_BASE, 1, SCRATCH_MEMORY},
|
|
{MEMBASE, MEMBASE, MEMSIZE / MB, LK_MEMORY},
|
|
{MSM_IOMAP_BASE, MSM_IOMAP_BASE, MSM_IOMAP_SIZE, IOMAP_MEMORY},
|
|
{SCRATCH_REGION1, SCRATCH_REGION1, SCRATCH_REGION1_SIZE / MB, SCRATCH_MEMORY},
|
|
{SCRATCH_REGION2, SCRATCH_REGION2, SCRATCH_REGION2_SIZE / MB, SCRATCH_MEMORY},
|
|
{KERNEL_REGION, KERNEL_REGION, KERNEL_REGION_SIZE / MB, SCRATCH_MEMORY},
|
|
};
|
|
|
|
void platform_early_init(void)
|
|
{
|
|
/* Initialize board identifier data */
|
|
board_init();
|
|
|
|
/* Read boot config for identifying boot device */
|
|
platform_read_boot_config();
|
|
|
|
|
|
/* Initialize clock driver */
|
|
platform_clock_init();
|
|
|
|
/* Initialize interrupt controller */
|
|
qgic_init();
|
|
|
|
/* timer */
|
|
qtimer_init();
|
|
}
|
|
|
|
void platform_init(void)
|
|
{
|
|
dprintf(INFO, "platform_init()\n");
|
|
}
|
|
|
|
void platform_uninit(void)
|
|
{
|
|
qtimer_uninit();
|
|
if (!platform_boot_dev_isemmc())
|
|
qpic_nand_uninit();
|
|
}
|
|
|
|
/* Do not use default identitiy mappings. */
|
|
int platform_use_identity_mmu_mappings(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
uint32_t platform_get_sclk_count(void)
|
|
{
|
|
return readl(MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL);
|
|
}
|
|
|
|
addr_t get_bs_info_addr()
|
|
{
|
|
return ((addr_t)BS_INFO_ADDR);
|
|
}
|
|
|
|
/* Setup memory for this platform */
|
|
void platform_init_mmu_mappings(void)
|
|
{
|
|
uint32_t i;
|
|
uint32_t sections;
|
|
uint32_t table_size = ARRAY_SIZE(mmu_section_table);
|
|
|
|
/* Configure the MMU page entries for memory read from the
|
|
mmu_section_table */
|
|
for (i = 0; i < table_size; i++)
|
|
{
|
|
sections = mmu_section_table[i].num_of_sections;
|
|
|
|
while (sections--)
|
|
{
|
|
arm_mmu_map_section(mmu_section_table[i].paddress +
|
|
sections * MB,
|
|
mmu_section_table[i].vaddress +
|
|
sections * MB,
|
|
mmu_section_table[i].flags);
|
|
}
|
|
}
|
|
}
|
|
|
|
addr_t platform_get_virt_to_phys_mapping(addr_t virt_addr)
|
|
{
|
|
/* Fixed 1-1 mapping */
|
|
return virt_addr;
|
|
}
|
|
|
|
addr_t platform_get_phys_to_virt_mapping(addr_t phys_addr)
|
|
{
|
|
/* Fixed 1-1 mapping */
|
|
return phys_addr;
|
|
}
|
|
|
|
|
|
bool platform_is_mdmcalifornium()
|
|
{
|
|
uint32_t platform_id = board_platform_id();
|
|
bool ret;
|
|
|
|
switch(platform_id)
|
|
{
|
|
case MDMCALIFORNIUM1:
|
|
case MDMCALIFORNIUM2:
|
|
case MDMCALIFORNIUM3:
|
|
case MDMCALIFORNIUM4:
|
|
ret = true;
|
|
break;
|
|
default:
|
|
ret = false;
|
|
};
|
|
|
|
return ret;
|
|
}
|
|
|
|
uint32_t platform_boot_config()
|
|
{
|
|
uint32_t boot_config;
|
|
|
|
if (platform_is_mdmcalifornium())
|
|
boot_config = BOOT_CONFIG_REG_V2;
|
|
/* Else the platform is 9x45 */
|
|
else if (board_soc_version() >= 0x20000)
|
|
boot_config = BOOT_CONFIG_REG_V2;
|
|
else
|
|
boot_config = BOOT_CONFIG_REG_V1;
|
|
|
|
return boot_config;
|
|
}
|
|
|
|
uint32_t platform_get_qmp_rev()
|
|
{
|
|
return readl(USB3_PHY_REVISION_ID3) << 24 | readl(USB3_PHY_REVISION_ID2) << 16 |
|
|
readl(USB3_PHY_REVISION_ID1) << 8 | readl(USB3_PHY_REVISION_ID0);
|
|
}
|
|
|