tobi/M7350
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
801e6d2ad8
M7350/kernel/arch/arm/mach-msm/acpuclock-8960ab.c
T f9cc65cfda M7350v1_en_gpl
2024-09-09 08:52:07 +00:00

277 lines
12 KiB
C
Raw Blame History

/*
* Copyright (c) 2011-2013, The Linux Foundation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <mach/rpm-regulator.h>
#include <mach/msm_bus_board.h>
#include <mach/msm_bus.h>
#include "acpuclock.h"
#include "acpuclock-krait.h"
static struct hfpll_data hfpll_data __initdata = {
.mode_offset = 0x00,
.l_offset = 0x08,
.m_offset = 0x0C,
.n_offset = 0x10,
.config_offset = 0x04,
.config_val = 0x7845C665,
.has_droop_ctl = true,
.droop_offset = 0x14,
.droop_val = 0x0108C000,
.low_vdd_l_max = 37,
.nom_vdd_l_max = 74,
.vdd[HFPLL_VDD_NONE] = 0,
.vdd[HFPLL_VDD_LOW] = 945000,
.vdd[HFPLL_VDD_NOM] = 1050000,
.vdd[HFPLL_VDD_HIGH] = 1150000,
};
static struct scalable scalable[] __initdata = {
[CPU0] = {
.hfpll_phys_base = 0x00903200,
.aux_clk_sel_phys = 0x02088014,
.aux_clk_sel = 3,
.sec_clk_sel = 2,
.l2cpmr_iaddr = 0x4501,
.vreg[VREG_CORE] = { "krait0", 1300000 },
.vreg[VREG_MEM] = { "krait0_mem", 1150000 },
.vreg[VREG_DIG] = { "krait0_dig", 1150000 },
.vreg[VREG_HFPLL_A] = { "krait0_s8", 2050000 },
.vreg[VREG_HFPLL_B] = { "krait0_l23", 1800000 },
},
[CPU1] = {
.hfpll_phys_base = 0x00903300,
.aux_clk_sel_phys = 0x02098014,
.aux_clk_sel = 3,
.sec_clk_sel = 2,
.l2cpmr_iaddr = 0x5501,
.vreg[VREG_CORE] = { "krait1", 1300000 },
.vreg[VREG_MEM] = { "krait1_mem", 1150000 },
.vreg[VREG_DIG] = { "krait1_dig", 1150000 },
.vreg[VREG_HFPLL_A] = { "krait1_s8", 2050000 },
.vreg[VREG_HFPLL_B] = { "krait1_l23", 1800000 },
},
[L2] = {
.hfpll_phys_base = 0x00903400,
.aux_clk_sel_phys = 0x02011028,
.aux_clk_sel = 3,
.sec_clk_sel = 2,
.l2cpmr_iaddr = 0x0500,
.vreg[VREG_HFPLL_A] = { "l2_s8", 2050000 },
.vreg[VREG_HFPLL_B] = { "l2_l23", 1800000 },
},
};
static struct msm_bus_paths bw_level_tbl[] __initdata = {
[0] = BW_MBPS(640), /* At least 80 MHz on bus. */
[1] = BW_MBPS(1064), /* At least 133 MHz on bus. */
[2] = BW_MBPS(1600), /* At least 200 MHz on bus. */
[3] = BW_MBPS(2128), /* At least 266 MHz on bus. */
[4] = BW_MBPS(3200), /* At least 400 MHz on bus. */
[5] = BW_MBPS(4264), /* At least 533 MHz on bus. */
};
static struct msm_bus_scale_pdata bus_scale_data __initdata = {
.usecase = bw_level_tbl,
.num_usecases = ARRAY_SIZE(bw_level_tbl),
.active_only = 1,
.name = "acpuclk-8960ab",
};
static struct l2_level l2_freq_tbl[] __initdata = {
[0] = { { 384000, PLL_8, 0, 0x00 }, 1050000, 1050000, 1 },
[1] = { { 486000, HFPLL, 2, 0x24 }, 1050000, 1050000, 2 },
[2] = { { 594000, HFPLL, 1, 0x16 }, 1050000, 1050000, 2 },
[3] = { { 702000, HFPLL, 1, 0x1A }, 1050000, 1050000, 4 },
[4] = { { 810000, HFPLL, 1, 0x1E }, 1050000, 1050000, 4 },
[5] = { { 918000, HFPLL, 1, 0x22 }, 1150000, 1150000, 5 },
[6] = { { 1026000, HFPLL, 1, 0x26 }, 1150000, 1150000, 5 },
[7] = { { 1134000, HFPLL, 1, 0x2A }, 1150000, 1150000, 5 },
[8] = { { 1242000, HFPLL, 1, 0x2E }, 1150000, 1150000, 5 },
[9] = { { 1350000, HFPLL, 1, 0x32 }, 1150000, 1150000, 5 },
{ }
};
#define AVS(x) .avsdscr_setting = (x)
static struct acpu_level freq_tbl_PVS0[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 950000, AVS(0x70001F) },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(4), 950000, AVS(0x0) },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(4), 975000, AVS(0x0) },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(4), 1000000, AVS(0x0) },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(4), 1025000, AVS(0x0) },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(4), 1050000, AVS(0x0) },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(4), 1075000, AVS(0x0) },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(9), 1100000, AVS(0x70000D) },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(9), 1125000, AVS(0x0) },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(9), 1150000, AVS(0x0) },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(9), 1175000, AVS(0x0) },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(9), 1200000, AVS(0x0) },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(9), 1225000, AVS(0x0) },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(9), 1250000, AVS(0x70000B) },
{ 0, { 0 } }
};
static struct acpu_level freq_tbl_PVS1[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 925000, AVS(0x70001F) },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(4), 925000, AVS(0x0) },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(4), 950000, AVS(0x0) },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(4), 975000, AVS(0x0) },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(4), 1000000, AVS(0x0) },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(4), 1025000, AVS(0x0) },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(4), 1050000, AVS(0x0) },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(9), 1075000, AVS(0x70000D) },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(9), 1100000, AVS(0x0) },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(9), 1125000, AVS(0x0) },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(9), 1150000, AVS(0x0) },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(9), 1175000, AVS(0x0) },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(9), 1200000, AVS(0x0) },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(9), 1225000, AVS(0x70000B) },
{ 0, { 0 } }
};
static struct acpu_level freq_tbl_PVS2[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 900000, AVS(0x70001F) },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(4), 900000, AVS(0x0) },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(4), 925000, AVS(0x0) },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(4), 950000, AVS(0x0) },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(4), 975000, AVS(0x0) },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(4), 1000000, AVS(0x0) },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(4), 1025000, AVS(0x0) },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(9), 1050000, AVS(0x70000D) },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(9), 1075000, AVS(0x0) },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(9), 1100000, AVS(0x0) },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(9), 1125000, AVS(0x0) },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(9), 1150000, AVS(0x0) },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(9), 1175000, AVS(0x0) },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(9), 1200000, AVS(0x70000B) },
{ 0, { 0 } }
};
static struct acpu_level freq_tbl_PVS3[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 900000, AVS(0x70001F) },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(4), 900000, AVS(0x0) },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(4), 900000, AVS(0x0) },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(4), 925000, AVS(0x0) },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(4), 950000, AVS(0x0) },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(4), 975000, AVS(0x0) },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(4), 1000000, AVS(0x0) },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(9), 1025000, AVS(0x70000D) },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(9), 1050000, AVS(0x0) },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(9), 1075000, AVS(0x0) },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(9), 1100000, AVS(0x0) },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(9), 1125000, AVS(0x0) },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(9), 1150000, AVS(0x0) },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(9), 1175000, AVS(0x70000B) },
{ 0, { 0 } }
};
static struct acpu_level freq_tbl_PVS4[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 875000, AVS(0x70001F) },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(4), 875000, AVS(0x0) },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(4), 875000, AVS(0x0) },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(4), 900000, AVS(0x0) },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(4), 925000, AVS(0x0) },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(4), 950000, AVS(0x0) },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(4), 975000, AVS(0x0) },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(9), 1000000, AVS(0x70000D) },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(9), 1025000, AVS(0x0) },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(9), 1050000, AVS(0x0) },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(9), 1075000, AVS(0x0) },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(9), 1100000, AVS(0x0) },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(9), 1125000, AVS(0x0) },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(9), 1150000, AVS(0x70000B) },
{ 0, { 0 } }
};
static struct acpu_level freq_tbl_PVS5[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 875000, AVS(0x70001F) },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(4), 875000, AVS(0x0) },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(4), 875000, AVS(0x0) },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(4), 875000, AVS(0x0) },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(4), 900000, AVS(0x0) },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(4), 925000, AVS(0x0) },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(4), 950000, AVS(0x0) },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(9), 975000, AVS(0x70000D) },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(9), 1000000, AVS(0x0) },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(9), 1025000, AVS(0x0) },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(9), 1050000, AVS(0x0) },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(9), 1075000, AVS(0x0) },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(9), 1100000, AVS(0x0) },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(9), 1125000, AVS(0x70000B) },
{ 0, { 0 } }
};
static struct acpu_level freq_tbl_PVS6[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 850000, AVS(0x70001F) },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(4), 850000, AVS(0x0) },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(4), 850000, AVS(0x0) },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(4), 850000, AVS(0x0) },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(4), 875000, AVS(0x0) },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(4), 900000, AVS(0x0) },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(4), 925000, AVS(0x0) },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(9), 950000, AVS(0x70000D) },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(9), 975000, AVS(0x0) },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(9), 1000000, AVS(0x0) },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(9), 1025000, AVS(0x0) },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(9), 1050000, AVS(0x0) },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(9), 1075000, AVS(0x0) },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(9), 1100000, AVS(0x70000B) },
{ 0, { 0 } }
};
static struct pvs_table pvs_tables[NUM_SPEED_BINS][NUM_PVS] __initdata = {
[0][0] = { freq_tbl_PVS0, sizeof(freq_tbl_PVS0), 0 },
[0][1] = { freq_tbl_PVS1, sizeof(freq_tbl_PVS1), 25000 },
[0][2] = { freq_tbl_PVS2, sizeof(freq_tbl_PVS2), 25000 },
[0][3] = { freq_tbl_PVS3, sizeof(freq_tbl_PVS3), 25000 },
[0][4] = { freq_tbl_PVS4, sizeof(freq_tbl_PVS4), 25000 },
[0][5] = { freq_tbl_PVS5, sizeof(freq_tbl_PVS5), 25000 },
[0][6] = { freq_tbl_PVS6, sizeof(freq_tbl_PVS6), 25000 },
};
static struct acpuclk_krait_params acpuclk_8960ab_params __initdata = {
.scalable = scalable,
.scalable_size = sizeof(scalable),
.hfpll_data = &hfpll_data,
.pvs_tables = pvs_tables,
.l2_freq_tbl = l2_freq_tbl,
.l2_freq_tbl_size = sizeof(l2_freq_tbl),
.bus_scale = &bus_scale_data,
.pte_efuse_phys = 0x007000C0,
.get_bin_info = get_krait_bin_format_a,
.stby_khz = 384000,
};
static int __init acpuclk_8960ab_probe(struct platform_device *pdev)
{
return acpuclk_krait_init(&pdev->dev, &acpuclk_8960ab_params);
}
static struct platform_driver acpuclk_8960ab_driver = {
.driver = {
.name = "acpuclk-8960ab",
.owner = THIS_MODULE,
},
};
static int __init acpuclk_8960ab_init(void)
{
return platform_driver_probe(&acpuclk_8960ab_driver,
acpuclk_8960ab_probe);
}
device_initcall(acpuclk_8960ab_init);
Reference in New Issue View Git Blame Copy Permalink