95 lines
3.1 KiB
C
95 lines
3.1 KiB
C
/*
|
|
* Copyright 2010 Tilera Corporation. All Rights Reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation, version 2.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
|
|
* NON INFRINGEMENT. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#ifndef _UAPI_ASM_TILE_PTRACE_H
|
|
#define _UAPI_ASM_TILE_PTRACE_H
|
|
|
|
#include <arch/chip.h>
|
|
#include <arch/abi.h>
|
|
|
|
/* These must match struct pt_regs, below. */
|
|
#if CHIP_WORD_SIZE() == 32
|
|
#define PTREGS_OFFSET_REG(n) ((n)*4)
|
|
#else
|
|
#define PTREGS_OFFSET_REG(n) ((n)*8)
|
|
#endif
|
|
#define PTREGS_OFFSET_BASE 0
|
|
#define PTREGS_OFFSET_TP PTREGS_OFFSET_REG(53)
|
|
#define PTREGS_OFFSET_SP PTREGS_OFFSET_REG(54)
|
|
#define PTREGS_OFFSET_LR PTREGS_OFFSET_REG(55)
|
|
#define PTREGS_NR_GPRS 56
|
|
#define PTREGS_OFFSET_PC PTREGS_OFFSET_REG(56)
|
|
#define PTREGS_OFFSET_EX1 PTREGS_OFFSET_REG(57)
|
|
#define PTREGS_OFFSET_FAULTNUM PTREGS_OFFSET_REG(58)
|
|
#define PTREGS_OFFSET_ORIG_R0 PTREGS_OFFSET_REG(59)
|
|
#define PTREGS_OFFSET_FLAGS PTREGS_OFFSET_REG(60)
|
|
#if CHIP_HAS_CMPEXCH()
|
|
#define PTREGS_OFFSET_CMPEXCH PTREGS_OFFSET_REG(61)
|
|
#endif
|
|
#define PTREGS_SIZE PTREGS_OFFSET_REG(64)
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#ifndef __KERNEL__
|
|
/* Provide appropriate length type to userspace regardless of -m32/-m64. */
|
|
typedef uint_reg_t pt_reg_t;
|
|
#endif
|
|
|
|
/*
|
|
* This struct defines the way the registers are stored on the stack during a
|
|
* system call or exception. "struct sigcontext" has the same shape.
|
|
*/
|
|
struct pt_regs {
|
|
/* Saved main processor registers; 56..63 are special. */
|
|
/* tp, sp, and lr must immediately follow regs[] for aliasing. */
|
|
pt_reg_t regs[53];
|
|
pt_reg_t tp; /* aliases regs[TREG_TP] */
|
|
pt_reg_t sp; /* aliases regs[TREG_SP] */
|
|
pt_reg_t lr; /* aliases regs[TREG_LR] */
|
|
|
|
/* Saved special registers. */
|
|
pt_reg_t pc; /* stored in EX_CONTEXT_K_0 */
|
|
pt_reg_t ex1; /* stored in EX_CONTEXT_K_1 (PL and ICS bit) */
|
|
pt_reg_t faultnum; /* fault number (INT_SWINT_1 for syscall) */
|
|
pt_reg_t orig_r0; /* r0 at syscall entry, else zero */
|
|
pt_reg_t flags; /* flags (see below) */
|
|
#if !CHIP_HAS_CMPEXCH()
|
|
pt_reg_t pad[3];
|
|
#else
|
|
pt_reg_t cmpexch; /* value of CMPEXCH_VALUE SPR at interrupt */
|
|
pt_reg_t pad[2];
|
|
#endif
|
|
};
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#define PTRACE_GETREGS 12
|
|
#define PTRACE_SETREGS 13
|
|
#define PTRACE_GETFPREGS 14
|
|
#define PTRACE_SETFPREGS 15
|
|
|
|
/* Support TILE-specific ptrace options, with events starting at 16. */
|
|
#define PTRACE_EVENT_MIGRATE 16
|
|
#define PTRACE_O_TRACEMIGRATE (1 << PTRACE_EVENT_MIGRATE)
|
|
|
|
/*
|
|
* Flag bits in pt_regs.flags that are part of the ptrace API.
|
|
* We start our numbering higher up to avoid confusion with the
|
|
* non-ABI kernel-internal values that use the low 16 bits.
|
|
*/
|
|
#define PT_FLAGS_COMPAT 0x10000 /* process is an -m32 compat process */
|
|
|
|
#endif /* _UAPI_ASM_TILE_PTRACE_H */
|