101 lines
2.9 KiB
C
101 lines
2.9 KiB
C
|
/* Copyright (c) 2010-2011, The Linux Foundation. All rights reserved.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 and
|
||
|
|
* only version 2 as published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "msm_fb.h"
|
||
|
|
#include "mipi_dsi.h"
|
||
|
|
#include "mipi_novatek.h"
|
||
|
|
|
||
|
|
static struct msm_panel_info pinfo;
|
||
|
|
|
||
|
|
static struct mipi_dsi_phy_ctrl dsi_cmd_mode_phy_db = {
|
||
|
|
/* DSI_BIT_CLK at 500MHz, 2 lane, RGB888 */
|
||
|
|
{0x03, 0x01, 0x01, 0x00}, /* regulator */
|
||
|
|
/* timing */
|
||
|
|
{0xB4, 0x8D, 0x1D, 0x00, 0x20, 0x94, 0x20,
|
||
|
|
0x8F, 0x20, 0x03, 0x04},
|
||
|
|
{0x7f, 0x00, 0x00, 0x00}, /* phy ctrl */
|
||
|
|
{0xee, 0x02, 0x86, 0x00}, /* strength */
|
||
|
|
/* pll control */
|
||
|
|
{0x40, 0xf9, 0xb0, 0xda, 0x00, 0x50, 0x48, 0x63,
|
||
|
|
#if defined(NOVATEK_TWO_LANE)
|
||
|
|
0x30, 0x07, 0x03,
|
||
|
|
#else /* default set to 1 lane */
|
||
|
|
0x30, 0x07, 0x07,
|
||
|
|
#endif
|
||
|
|
0x05, 0x14, 0x03, 0x0, 0x0, 0x54, 0x06, 0x10, 0x04, 0x0},
|
||
|
|
};
|
||
|
|
|
||
|
|
static int __init mipi_cmd_novatek_blue_qhd_pt_init(void)
|
||
|
|
{
|
||
|
|
int ret;
|
||
|
|
|
||
|
|
if (msm_fb_detect_client("mipi_cmd_novatek_qhd"))
|
||
|
|
return 0;
|
||
|
|
|
||
|
|
pinfo.xres = 540;
|
||
|
|
pinfo.yres = 960;
|
||
|
|
pinfo.type = MIPI_CMD_PANEL;
|
||
|
|
pinfo.pdest = DISPLAY_1;
|
||
|
|
pinfo.wait_cycle = 0;
|
||
|
|
pinfo.bpp = 24;
|
||
|
|
pinfo.lcdc.h_back_porch = 50;
|
||
|
|
pinfo.lcdc.h_front_porch = 50;
|
||
|
|
pinfo.lcdc.h_pulse_width = 20;
|
||
|
|
pinfo.lcdc.v_back_porch = 11;
|
||
|
|
pinfo.lcdc.v_front_porch = 10;
|
||
|
|
pinfo.lcdc.v_pulse_width = 5;
|
||
|
|
pinfo.lcdc.border_clr = 0; /* blk */
|
||
|
|
pinfo.lcdc.underflow_clr = 0xff; /* blue */
|
||
|
|
pinfo.lcdc.hsync_skew = 0;
|
||
|
|
pinfo.bl_max = 255;
|
||
|
|
pinfo.bl_min = 1;
|
||
|
|
pinfo.fb_num = 2;
|
||
|
|
pinfo.clk_rate = 454000000;
|
||
|
|
pinfo.is_3d_panel = FB_TYPE_3D_PANEL;
|
||
|
|
pinfo.lcd.vsync_enable = TRUE;
|
||
|
|
pinfo.lcd.hw_vsync_mode = TRUE;
|
||
|
|
pinfo.lcd.refx100 = 6200; /* adjust refx100 to prevent tearing */
|
||
|
|
pinfo.lcd.v_back_porch = 11;
|
||
|
|
pinfo.lcd.v_front_porch = 10;
|
||
|
|
pinfo.lcd.v_pulse_width = 5;
|
||
|
|
|
||
|
|
pinfo.mipi.mode = DSI_CMD_MODE;
|
||
|
|
pinfo.mipi.dst_format = DSI_CMD_DST_FORMAT_RGB888;
|
||
|
|
pinfo.mipi.vc = 0;
|
||
|
|
pinfo.mipi.data_lane0 = TRUE;
|
||
|
|
pinfo.mipi.esc_byte_ratio = 4;
|
||
|
|
#if defined(NOVATEK_TWO_LANE)
|
||
|
|
pinfo.mipi.data_lane1 = TRUE;
|
||
|
|
#endif
|
||
|
|
pinfo.mipi.t_clk_post = 0x22;
|
||
|
|
pinfo.mipi.t_clk_pre = 0x3f;
|
||
|
|
pinfo.mipi.stream = 0; /* dma_p */
|
||
|
|
pinfo.mipi.mdp_trigger = DSI_CMD_TRIGGER_NONE;
|
||
|
|
pinfo.mipi.dma_trigger = DSI_CMD_TRIGGER_SW;
|
||
|
|
pinfo.mipi.te_sel = 1; /* TE from vsycn gpio */
|
||
|
|
pinfo.mipi.interleave_max = 1;
|
||
|
|
pinfo.mipi.insert_dcs_cmd = TRUE;
|
||
|
|
pinfo.mipi.wr_mem_continue = 0x3c;
|
||
|
|
pinfo.mipi.wr_mem_start = 0x2c;
|
||
|
|
pinfo.mipi.dsi_phy_db = &dsi_cmd_mode_phy_db;
|
||
|
|
|
||
|
|
ret = mipi_novatek_device_register(&pinfo, MIPI_DSI_PRIM,
|
||
|
|
MIPI_DSI_PANEL_QHD_PT);
|
||
|
|
if (ret)
|
||
|
|
pr_err("%s: failed to register device!\n", __func__);
|
||
|
|
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
module_init(mipi_cmd_novatek_blue_qhd_pt_init);
|