M7350/kernel/arch/arm/mach-msm/clock-pll.h

203 lines
4.9 KiB
C
Raw Normal View History

2024-09-09 08:52:07 +00:00
/*
* Copyright (c) 2012, The Linux Foundation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#ifndef __ARCH_ARM_MACH_MSM_CLOCK_PLL_H
#define __ARCH_ARM_MACH_MSM_CLOCK_PLL_H
#include <mach/clk-provider.h>
/**
* enum - For PLL IDs
*/
enum {
PLL_TCXO = -1,
PLL_0 = 0,
PLL_1,
PLL_2,
PLL_3,
PLL_4,
PLL_END,
};
/**
* struct pll_shared_clk - PLL shared with other processors without
* any HW voting
* @id: PLL ID
* @mode_reg: enable register
* @c: clock
*/
struct pll_shared_clk {
unsigned int id;
void __iomem *const mode_reg;
struct clk c;
void *const __iomem *base;
};
extern struct clk_ops clk_ops_pll;
static inline struct pll_shared_clk *to_pll_shared_clk(struct clk *c)
{
return container_of(c, struct pll_shared_clk, c);
}
/**
* msm_shared_pll_control_init() - Initialize shared pll control structure
*/
void msm_shared_pll_control_init(void);
/**
* struct pll_freq_tbl - generic PLL frequency definition
* @freq_hz: pll frequency in hz
* @l_val: pll l value
* @m_val: pll m value
* @n_val: pll n value
* @post_div_val: pll post divider value
* @pre_div_val: pll pre-divider value
* @vco_val: pll vco value
*/
struct pll_freq_tbl {
const u32 freq_hz;
const u32 l_val;
const u32 m_val;
const u32 n_val;
const u32 post_div_val;
const u32 pre_div_val;
const u32 vco_val;
};
/**
* struct pll_config_masks - PLL config masks struct
* @post_div_mask: mask for post divider bits location
* @pre_div_mask: mask for pre-divider bits location
* @vco_mask: mask for vco bits location
* @mn_en_mask: ORed with pll config register to enable the mn counter
* @main_output_mask: ORed with pll config register to enable the main output
*/
struct pll_config_masks {
u32 post_div_mask;
u32 pre_div_mask;
u32 vco_mask;
u32 mn_en_mask;
u32 main_output_mask;
};
#define PLL_FREQ_END (UINT_MAX-1)
#define PLL_F_END { .freq_hz = PLL_FREQ_END }
/**
* struct pll_vote_clk - phase locked loop (HW voteable)
* @soft_vote: soft voting variable for multiple PLL software instances
* @soft_vote_mask: soft voting mask for multiple PLL software instances
* @en_reg: enable register
* @en_mask: ORed with @en_reg to enable the clock
* @status_mask: ANDed with @status_reg to determine if PLL is active.
* @status_reg: status register
* @c: clock
*/
struct pll_vote_clk {
u32 *soft_vote;
const u32 soft_vote_mask;
void __iomem *const en_reg;
const u32 en_mask;
void __iomem *const status_reg;
const u32 status_mask;
struct clk c;
void *const __iomem *base;
};
extern struct clk_ops clk_ops_pll_vote;
extern struct clk_ops clk_ops_pll_acpu_vote;
/* Soft voting values */
#define PLL_SOFT_VOTE_PRIMARY BIT(0)
#define PLL_SOFT_VOTE_ACPU BIT(1)
static inline struct pll_vote_clk *to_pll_vote_clk(struct clk *c)
{
return container_of(c, struct pll_vote_clk, c);
}
/**
* struct pll_clk - phase locked loop
* @mode_reg: enable register
* @l_reg: l value register
* @m_reg: m value register
* @n_reg: n value register
* @config_reg: configuration register, contains mn divider enable, pre divider,
* post divider and vco configuration. register name can be configure register
* or user_ctl register depending on targets
* @status_reg: status register, contains the lock detection bit
* @masks: masks used for settings in config_reg
* @freq_tbl: pll freq table
* @c: clk
* @base: pointer to base address of ioremapped registers.
*/
struct pll_clk {
void __iomem *const mode_reg;
void __iomem *const l_reg;
void __iomem *const m_reg;
void __iomem *const n_reg;
void __iomem *const config_reg;
void __iomem *const status_reg;
struct pll_config_masks masks;
struct pll_freq_tbl *freq_tbl;
struct clk c;
void *const __iomem *base;
};
extern struct clk_ops clk_ops_local_pll;
extern struct clk_ops clk_ops_sr2_pll;
static inline struct pll_clk *to_pll_clk(struct clk *c)
{
return container_of(c, struct pll_clk, c);
}
int sr_pll_clk_enable(struct clk *c);
int sr_hpm_lp_pll_clk_enable(struct clk *c);
struct pll_config {
u32 l;
u32 m;
u32 n;
u32 vco_val;
u32 vco_mask;
u32 pre_div_val;
u32 pre_div_mask;
u32 post_div_val;
u32 post_div_mask;
u32 mn_ena_val;
u32 mn_ena_mask;
u32 main_output_val;
u32 main_output_mask;
};
struct pll_config_regs {
void __iomem *l_reg;
void __iomem *m_reg;
void __iomem *n_reg;
void __iomem *config_reg;
void __iomem *mode_reg;
void *const __iomem *base;
};
void configure_sr_pll(struct pll_config *config, struct pll_config_regs *regs,
u32 ena_fsm_mode);
void configure_sr_hpm_lp_pll(struct pll_config *config,
struct pll_config_regs *, u32 ena_fsm_mode);
#endif