2024-09-09 08:52:07 +00:00
|
|
|
/*
|
|
|
|
|
* Renesas SuperH DMA Engine support
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2009 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
|
|
|
|
|
* Copyright (C) 2009 Renesas Solutions, Inc. All rights reserved.
|
|
|
|
|
*
|
|
|
|
|
* This is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
#ifndef __DMA_SHDMA_H
|
|
|
|
|
#define __DMA_SHDMA_H
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
#include <linux/sh_dma.h>
|
|
|
|
|
#include <linux/shdma-base.h>
|
2024-09-09 08:52:07 +00:00
|
|
|
#include <linux/dmaengine.h>
|
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
|
#include <linux/list.h>
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
#define SH_DMAE_MAX_CHANNELS 20
|
|
|
|
|
#define SH_DMAE_TCR_MAX 0x00FFFFFF /* 16MB */
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
struct device;
|
|
|
|
|
|
|
|
|
|
struct sh_dmae_chan {
|
2024-09-09 08:57:42 +00:00
|
|
|
struct shdma_chan shdma_chan;
|
|
|
|
|
const struct sh_dmae_slave_config *config; /* Slave DMA configuration */
|
2024-09-09 08:52:07 +00:00
|
|
|
int xmit_shift; /* log_2(bytes_per_xfer) */
|
2024-09-09 08:57:42 +00:00
|
|
|
void __iomem *base;
|
2024-09-09 08:52:07 +00:00
|
|
|
char dev_id[16]; /* unique name per DMAC of channel */
|
|
|
|
|
int pm_error;
|
2024-09-09 08:57:42 +00:00
|
|
|
dma_addr_t slave_addr;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct sh_dmae_device {
|
2024-09-09 08:57:42 +00:00
|
|
|
struct shdma_dev shdma_dev;
|
|
|
|
|
struct sh_dmae_chan *chan[SH_DMAE_MAX_CHANNELS];
|
|
|
|
|
const struct sh_dmae_pdata *pdata;
|
2024-09-09 08:52:07 +00:00
|
|
|
struct list_head node;
|
2024-09-09 08:57:42 +00:00
|
|
|
void __iomem *chan_reg;
|
|
|
|
|
void __iomem *dmars;
|
2024-09-09 08:52:07 +00:00
|
|
|
unsigned int chcr_offset;
|
|
|
|
|
u32 chcr_ie_bit;
|
|
|
|
|
};
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
struct sh_dmae_regs {
|
|
|
|
|
u32 sar; /* SAR / source address */
|
|
|
|
|
u32 dar; /* DAR / destination address */
|
|
|
|
|
u32 tcr; /* TCR / transfer count */
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct sh_dmae_desc {
|
|
|
|
|
struct sh_dmae_regs hw;
|
|
|
|
|
struct shdma_desc shdma_desc;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define to_sh_chan(chan) container_of(chan, struct sh_dmae_chan, shdma_chan)
|
2024-09-09 08:52:07 +00:00
|
|
|
#define to_sh_desc(lh) container_of(lh, struct sh_desc, node)
|
|
|
|
|
#define tx_to_sh_desc(tx) container_of(tx, struct sh_desc, async_tx)
|
2024-09-09 08:57:42 +00:00
|
|
|
#define to_sh_dev(chan) container_of(chan->shdma_chan.dma_chan.device,\
|
|
|
|
|
struct sh_dmae_device, shdma_dev.dma_dev)
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_SH_DMAE_R8A73A4
|
|
|
|
|
extern const struct sh_dmae_pdata r8a73a4_dma_pdata;
|
|
|
|
|
#define r8a73a4_shdma_devid (&r8a73a4_dma_pdata)
|
|
|
|
|
#else
|
|
|
|
|
#define r8a73a4_shdma_devid NULL
|
|
|
|
|
#endif
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
#endif /* __DMA_SHDMA_H */
|
