2024-09-09 08:52:07 +00:00
|
|
|
/*
|
|
|
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
|
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
|
|
|
* for more details.
|
|
|
|
|
*
|
2024-09-09 08:57:42 +00:00
|
|
|
* Copyright (C) 2001 - 2013 Tensilica Inc.
|
2024-09-09 08:52:07 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _XTENSA_TIMEX_H
|
|
|
|
|
#define _XTENSA_TIMEX_H
|
|
|
|
|
|
|
|
|
|
#include <asm/processor.h>
|
|
|
|
|
#include <linux/stringify.h>
|
|
|
|
|
|
|
|
|
|
#define _INTLEVEL(x) XCHAL_INT ## x ## _LEVEL
|
|
|
|
|
#define INTLEVEL(x) _INTLEVEL(x)
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
#if XCHAL_NUM_TIMERS > 0 && \
|
|
|
|
|
INTLEVEL(XCHAL_TIMER0_INTERRUPT) <= XCHAL_EXCM_LEVEL
|
2024-09-09 08:52:07 +00:00
|
|
|
# define LINUX_TIMER 0
|
|
|
|
|
# define LINUX_TIMER_INT XCHAL_TIMER0_INTERRUPT
|
2024-09-09 08:57:42 +00:00
|
|
|
#elif XCHAL_NUM_TIMERS > 1 && \
|
|
|
|
|
INTLEVEL(XCHAL_TIMER1_INTERRUPT) <= XCHAL_EXCM_LEVEL
|
2024-09-09 08:52:07 +00:00
|
|
|
# define LINUX_TIMER 1
|
|
|
|
|
# define LINUX_TIMER_INT XCHAL_TIMER1_INTERRUPT
|
2024-09-09 08:57:42 +00:00
|
|
|
#elif XCHAL_NUM_TIMERS > 2 && \
|
|
|
|
|
INTLEVEL(XCHAL_TIMER2_INTERRUPT) <= XCHAL_EXCM_LEVEL
|
2024-09-09 08:52:07 +00:00
|
|
|
# define LINUX_TIMER 2
|
|
|
|
|
# define LINUX_TIMER_INT XCHAL_TIMER2_INTERRUPT
|
|
|
|
|
#else
|
|
|
|
|
# error "Bad timer number for Linux configurations!"
|
|
|
|
|
#endif
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
extern unsigned long ccount_freq;
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
typedef unsigned long long cycles_t;
|
|
|
|
|
|
|
|
|
|
#define get_cycles() (0)
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
void local_timer_setup(unsigned cpu);
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Register access.
|
|
|
|
|
*/
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
#define WSR_CCOUNT(r) asm volatile ("wsr %0, ccount" :: "a" (r))
|
|
|
|
|
#define RSR_CCOUNT(r) asm volatile ("rsr %0, ccount" : "=a" (r))
|
|
|
|
|
#define WSR_CCOMPARE(x,r) asm volatile ("wsr %0,"__stringify(SREG_CCOMPARE)"+"__stringify(x) :: "a"(r))
|
|
|
|
|
#define RSR_CCOMPARE(x,r) asm volatile ("rsr %0,"__stringify(SREG_CCOMPARE)"+"__stringify(x) : "=a"(r))
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
static inline unsigned long get_ccount (void)
|
|
|
|
|
{
|
|
|
|
|
unsigned long ccount;
|
|
|
|
|
RSR_CCOUNT(ccount);
|
|
|
|
|
return ccount;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void set_ccount (unsigned long ccount)
|
|
|
|
|
{
|
|
|
|
|
WSR_CCOUNT(ccount);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline unsigned long get_linux_timer (void)
|
|
|
|
|
{
|
|
|
|
|
unsigned ccompare;
|
|
|
|
|
RSR_CCOMPARE(LINUX_TIMER, ccompare);
|
|
|
|
|
return ccompare;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void set_linux_timer (unsigned long ccompare)
|
|
|
|
|
{
|
|
|
|
|
WSR_CCOMPARE(LINUX_TIMER, ccompare);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif /* _XTENSA_TIMEX_H */
|
