70 lines
1.4 KiB
Plaintext
70 lines
1.4 KiB
Plaintext
|
/ {
|
||
|
compatible = "cdns,xtensa-xtfpga";
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
interrupt-parent = <&pic>;
|
||
|
|
||
|
chosen {
|
||
|
bootargs = "earlycon=uart8250,mmio32,0xfd050020,115200n8 console=ttyS0,115200n8 ip=dhcp root=/dev/nfs rw debug";
|
||
|
};
|
||
|
|
||
|
memory@0 {
|
||
|
device_type = "memory";
|
||
|
reg = <0x00000000 0x06000000>;
|
||
|
};
|
||
|
|
||
|
cpus {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
cpu@0 {
|
||
|
compatible = "cdns,xtensa-cpu";
|
||
|
reg = <0>;
|
||
|
/* Filled in by platform_setup from FPGA register
|
||
|
* clock-frequency = <100000000>;
|
||
|
*/
|
||
|
};
|
||
|
};
|
||
|
|
||
|
pic: pic {
|
||
|
compatible = "cdns,xtensa-pic";
|
||
|
/* one cell: internal irq number,
|
||
|
* two cells: second cell == 0: internal irq number
|
||
|
* second cell == 1: external irq number
|
||
|
*/
|
||
|
#interrupt-cells = <2>;
|
||
|
interrupt-controller;
|
||
|
};
|
||
|
|
||
|
clocks {
|
||
|
osc: main-oscillator {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-clock";
|
||
|
};
|
||
|
};
|
||
|
|
||
|
soc {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
compatible = "simple-bus";
|
||
|
ranges = <0x00000000 0xf0000000 0x10000000>;
|
||
|
|
||
|
serial0: serial@0d050020 {
|
||
|
device_type = "serial";
|
||
|
compatible = "ns16550a";
|
||
|
no-loopback-test;
|
||
|
reg = <0x0d050020 0x20>;
|
||
|
reg-shift = <2>;
|
||
|
interrupts = <0 1>; /* external irq 0 */
|
||
|
clocks = <&osc>;
|
||
|
};
|
||
|
|
||
|
enet0: ethoc@0d030000 {
|
||
|
compatible = "opencores,ethoc";
|
||
|
reg = <0x0d030000 0x4000 0x0d800000 0x4000>;
|
||
|
interrupts = <1 1>; /* external irq 1 */
|
||
|
local-mac-address = [00 50 c2 13 6f 00];
|
||
|
clocks = <&osc>;
|
||
|
};
|
||
|
};
|
||
|
};
|