2024-09-09 08:52:07 +00:00
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <asm/uaccess.h>
|
|
|
|
|
|
|
|
#include <asm/sfp-machine.h>
|
|
|
|
#include <math-emu/soft-fp.h>
|
|
|
|
|
|
|
|
int
|
|
|
|
mtfsf(unsigned int FM, u32 *frB)
|
|
|
|
{
|
|
|
|
u32 mask;
|
|
|
|
u32 fpscr;
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
if (likely(FM == 1))
|
|
|
|
mask = 0x0f;
|
|
|
|
else if (likely(FM == 0xff))
|
|
|
|
mask = ~0;
|
2024-09-09 08:52:07 +00:00
|
|
|
else {
|
2024-09-09 08:57:42 +00:00
|
|
|
mask = ((FM & 1) |
|
|
|
|
((FM << 3) & 0x10) |
|
|
|
|
((FM << 6) & 0x100) |
|
|
|
|
((FM << 9) & 0x1000) |
|
|
|
|
((FM << 12) & 0x10000) |
|
|
|
|
((FM << 15) & 0x100000) |
|
|
|
|
((FM << 18) & 0x1000000) |
|
|
|
|
((FM << 21) & 0x10000000)) * 15;
|
2024-09-09 08:52:07 +00:00
|
|
|
}
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
fpscr = ((__FPU_FPSCR & ~mask) | (frB[1] & mask)) &
|
|
|
|
~(FPSCR_VX | FPSCR_FEX | 0x800);
|
2024-09-09 08:52:07 +00:00
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
if (fpscr & (FPSCR_VXSNAN | FPSCR_VXISI | FPSCR_VXIDI |
|
2024-09-09 08:52:07 +00:00
|
|
|
FPSCR_VXZDZ | FPSCR_VXIMZ | FPSCR_VXVC |
|
|
|
|
FPSCR_VXSOFT | FPSCR_VXSQRT | FPSCR_VXCVI))
|
2024-09-09 08:57:42 +00:00
|
|
|
fpscr |= FPSCR_VX;
|
|
|
|
|
|
|
|
/* The bit order of exception enables and exception status
|
|
|
|
* is the same. Simply shift and mask to check for enabled
|
|
|
|
* exceptions.
|
|
|
|
*/
|
|
|
|
if (fpscr & (fpscr >> 22) & 0xf8)
|
2024-09-09 08:52:07 +00:00
|
|
|
fpscr |= FPSCR_FEX;
|
2024-09-09 08:57:42 +00:00
|
|
|
|
2024-09-09 08:52:07 +00:00
|
|
|
__FPU_FPSCR = fpscr;
|
|
|
|
|
|
|
|
#ifdef DEBUG
|
|
|
|
printk("%s: %02x %p: %08lx\n", __func__, FM, frB, __FPU_FPSCR);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|