89 lines
2.3 KiB
C
89 lines
2.3 KiB
C
|
#ifndef __MACH_MOTHERBOARD_H
|
||
|
|
#define __MACH_MOTHERBOARD_H
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Physical addresses, offset from V2M_PA_CS0-3
|
||
|
|
*/
|
||
|
|
#define V2M_NOR0 (V2M_PA_CS0)
|
||
|
|
#define V2M_NOR1 (V2M_PA_CS1)
|
||
|
|
#define V2M_SRAM (V2M_PA_CS2)
|
||
|
|
#define V2M_VIDEO_SRAM (V2M_PA_CS3 + 0x00000000)
|
||
|
|
#define V2M_LAN9118 (V2M_PA_CS3 + 0x02000000)
|
||
|
|
#define V2M_ISP1761 (V2M_PA_CS3 + 0x03000000)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Physical addresses, offset from V2M_PA_CS7
|
||
|
|
*/
|
||
|
|
#define V2M_SYSREGS (V2M_PA_CS7 + 0x00000000)
|
||
|
|
#define V2M_SYSCTL (V2M_PA_CS7 + 0x00001000)
|
||
|
|
#define V2M_SERIAL_BUS_PCI (V2M_PA_CS7 + 0x00002000)
|
||
|
|
|
||
|
|
#define V2M_AACI (V2M_PA_CS7 + 0x00004000)
|
||
|
|
#define V2M_MMCI (V2M_PA_CS7 + 0x00005000)
|
||
|
|
#define V2M_KMI0 (V2M_PA_CS7 + 0x00006000)
|
||
|
|
#define V2M_KMI1 (V2M_PA_CS7 + 0x00007000)
|
||
|
|
|
||
|
|
#define V2M_UART0 (V2M_PA_CS7 + 0x00009000)
|
||
|
|
#define V2M_UART1 (V2M_PA_CS7 + 0x0000a000)
|
||
|
|
#define V2M_UART2 (V2M_PA_CS7 + 0x0000b000)
|
||
|
|
#define V2M_UART3 (V2M_PA_CS7 + 0x0000c000)
|
||
|
|
|
||
|
|
#define V2M_WDT (V2M_PA_CS7 + 0x0000f000)
|
||
|
|
|
||
|
|
#define V2M_TIMER01 (V2M_PA_CS7 + 0x00011000)
|
||
|
|
#define V2M_TIMER23 (V2M_PA_CS7 + 0x00012000)
|
||
|
|
|
||
|
|
#define V2M_SERIAL_BUS_DVI (V2M_PA_CS7 + 0x00016000)
|
||
|
|
#define V2M_RTC (V2M_PA_CS7 + 0x00017000)
|
||
|
|
|
||
|
|
#define V2M_CF (V2M_PA_CS7 + 0x0001a000)
|
||
|
|
#define V2M_CLCD (V2M_PA_CS7 + 0x0001f000)
|
||
|
|
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Interrupts. Those in {} are for AMBA devices
|
||
|
|
*/
|
||
|
|
#define IRQ_V2M_WDT { (32 + 0) }
|
||
|
|
#define IRQ_V2M_TIMER0 (32 + 2)
|
||
|
|
#define IRQ_V2M_TIMER1 (32 + 2)
|
||
|
|
#define IRQ_V2M_TIMER2 (32 + 3)
|
||
|
|
#define IRQ_V2M_TIMER3 (32 + 3)
|
||
|
|
#define IRQ_V2M_RTC { (32 + 4) }
|
||
|
|
#define IRQ_V2M_UART0 { (32 + 5) }
|
||
|
|
#define IRQ_V2M_UART1 { (32 + 6) }
|
||
|
|
#define IRQ_V2M_UART2 { (32 + 7) }
|
||
|
|
#define IRQ_V2M_UART3 { (32 + 8) }
|
||
|
|
#define IRQ_V2M_MMCI { (32 + 9), (32 + 10) }
|
||
|
|
#define IRQ_V2M_AACI { (32 + 11) }
|
||
|
|
#define IRQ_V2M_KMI0 { (32 + 12) }
|
||
|
|
#define IRQ_V2M_KMI1 { (32 + 13) }
|
||
|
|
#define IRQ_V2M_CLCD { (32 + 14) }
|
||
|
|
#define IRQ_V2M_LAN9118 (32 + 15)
|
||
|
|
#define IRQ_V2M_ISP1761 (32 + 16)
|
||
|
|
#define IRQ_V2M_PCIE (32 + 17)
|
||
|
|
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Core tile IDs
|
||
|
|
*/
|
||
|
|
#define V2M_CT_ID_CA9 0x0c000191
|
||
|
|
#define V2M_CT_ID_UNSUPPORTED 0xff000191
|
||
|
|
#define V2M_CT_ID_MASK 0xff000fff
|
||
|
|
|
||
|
|
struct ct_desc {
|
||
|
|
u32 id;
|
||
|
|
const char *name;
|
||
|
|
void (*map_io)(void);
|
||
|
|
void (*init_early)(void);
|
||
|
|
void (*init_irq)(void);
|
||
|
|
void (*init_tile)(void);
|
||
|
|
#ifdef CONFIG_SMP
|
||
|
|
void (*init_cpu_map)(void);
|
||
|
|
void (*smp_enable)(unsigned int);
|
||
|
|
#endif
|
||
|
|
};
|
||
|
|
|
||
|
|
extern struct ct_desc *ct_desc;
|
||
|
|
|
||
|
|
#endif
|