M7350/kernel/arch/arm/mach-orion5x/irq.c

66 lines
1.5 KiB
C
Raw Normal View History

2024-09-09 08:52:07 +00:00
/*
* arch/arm/mach-orion5x/irq.c
*
* Core IRQ functions for Marvell Orion System On Chip
*
* Maintainer: Tzachi Perelstein <tzachi@marvell.com>
*
* This file is licensed under the terms of the GNU General Public
* License version 2. This program is licensed "as is" without any
* warranty of any kind, whether express or implied.
*/
#include <linux/gpio.h>
#include <linux/kernel.h>
#include <linux/irq.h>
#include <linux/io.h>
#include <mach/bridge-regs.h>
2024-09-09 08:57:42 +00:00
#include <plat/orion-gpio.h>
2024-09-09 08:52:07 +00:00
#include <plat/irq.h>
2024-09-09 08:57:42 +00:00
#include <asm/exception.h>
2024-09-09 08:52:07 +00:00
#include "common.h"
2024-09-09 08:57:42 +00:00
static int __initdata gpio0_irqs[4] = {
IRQ_ORION5X_GPIO_0_7,
IRQ_ORION5X_GPIO_8_15,
IRQ_ORION5X_GPIO_16_23,
IRQ_ORION5X_GPIO_24_31,
};
#ifdef CONFIG_MULTI_IRQ_HANDLER
/*
* Compiling with both non-DT and DT support enabled, will
* break asm irq handler used by non-DT boards. Therefore,
* we provide a C-style irq handler even for non-DT boards,
* if MULTI_IRQ_HANDLER is set.
*/
asmlinkage void
__exception_irq_entry orion5x_legacy_handle_irq(struct pt_regs *regs)
2024-09-09 08:52:07 +00:00
{
2024-09-09 08:57:42 +00:00
u32 stat;
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
stat = readl_relaxed(MAIN_IRQ_CAUSE);
stat &= readl_relaxed(MAIN_IRQ_MASK);
if (stat) {
unsigned int hwirq = __fls(stat);
handle_IRQ(hwirq, regs);
return;
}
2024-09-09 08:52:07 +00:00
}
2024-09-09 08:57:42 +00:00
#endif
2024-09-09 08:52:07 +00:00
void __init orion5x_init_irq(void)
{
2024-09-09 08:57:42 +00:00
orion_irq_init(0, MAIN_IRQ_MASK);
#ifdef CONFIG_MULTI_IRQ_HANDLER
set_handle_irq(orion5x_legacy_handle_irq);
#endif
2024-09-09 08:52:07 +00:00
/*
* Initialize gpiolib for GPIOs 0-31.
*/
2024-09-09 08:57:42 +00:00
orion_gpio_init(NULL, 0, 32, GPIO_VIRT_BASE, 0,
IRQ_ORION5X_GPIO_START, gpio0_irqs);
2024-09-09 08:52:07 +00:00
}