M7350/kernel/arch/arm/boot/dts/versatile-pb.dts

59 lines
1.3 KiB
Plaintext
Raw Normal View History

2024-09-09 08:57:42 +00:00
#include <versatile-ab.dts>
2024-09-09 08:52:07 +00:00
/ {
model = "ARM Versatile PB";
compatible = "arm,versatile-pb";
amba {
gpio2: gpio@101e6000 {
compatible = "arm,pl061", "arm,primecell";
reg = <0x101e6000 0x1000>;
interrupts = <8>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
2024-09-09 08:57:42 +00:00
clocks = <&pclk>;
clock-names = "apb_pclk";
2024-09-09 08:52:07 +00:00
};
gpio3: gpio@101e7000 {
compatible = "arm,pl061", "arm,primecell";
reg = <0x101e7000 0x1000>;
interrupts = <9>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
2024-09-09 08:57:42 +00:00
clocks = <&pclk>;
clock-names = "apb_pclk";
2024-09-09 08:52:07 +00:00
};
fpga {
uart@9000 {
compatible = "arm,pl011", "arm,primecell";
reg = <0x9000 0x1000>;
interrupt-parent = <&sic>;
interrupts = <6>;
2024-09-09 08:57:42 +00:00
clocks = <&xtal24mhz>, <&pclk>;
clock-names = "uartclk", "apb_pclk";
2024-09-09 08:52:07 +00:00
};
sci@a000 {
compatible = "arm,primecell";
reg = <0xa000 0x1000>;
interrupt-parent = <&sic>;
interrupts = <5>;
2024-09-09 08:57:42 +00:00
clocks = <&xtal24mhz>;
clock-names = "apb_pclk";
2024-09-09 08:52:07 +00:00
};
mmc@b000 {
2024-09-09 08:57:42 +00:00
compatible = "arm,pl180", "arm,primecell";
2024-09-09 08:52:07 +00:00
reg = <0xb000 0x1000>;
2024-09-09 08:57:42 +00:00
interrupts-extended = <&vic 23 &sic 2>;
clocks = <&xtal24mhz>, <&pclk>;
clock-names = "mclk", "apb_pclk";
2024-09-09 08:52:07 +00:00
};
};
};
};