2024-09-09 08:52:07 +00:00
|
|
|
* Freescale SGTL5000 Stereo Codec
|
|
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
|
- compatible : "fsl,sgtl5000".
|
|
|
|
|
|
|
|
|
|
- reg : the I2C address of the device
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
- clocks : the clock provider of SYS_MCLK
|
|
|
|
|
|
|
|
|
|
- VDDA-supply : the regulator provider of VDDA
|
|
|
|
|
|
|
|
|
|
- VDDIO-supply: the regulator provider of VDDIO
|
|
|
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
|
|
|
|
|
|
- VDDD-supply : the regulator provider of VDDD
|
|
|
|
|
|
2024-09-09 08:52:07 +00:00
|
|
|
Example:
|
|
|
|
|
|
|
|
|
|
codec: sgtl5000@0a {
|
|
|
|
|
compatible = "fsl,sgtl5000";
|
|
|
|
|
reg = <0x0a>;
|
2024-09-09 08:57:42 +00:00
|
|
|
clocks = <&clks 150>;
|
|
|
|
|
VDDA-supply = <®_3p3v>;
|
|
|
|
|
VDDIO-supply = <®_3p3v>;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
