29 lines
1.1 KiB
Plaintext
29 lines
1.1 KiB
Plaintext
|
NVIDIA Tegra30 HDA controller
|
||
|
|
|
||
|
|
Required properties:
|
||
|
|
- compatible : "nvidia,tegra30-hda"
|
||
|
|
- reg : Should contain the HDA registers location and length.
|
||
|
|
- interrupts : The interrupt from the HDA controller.
|
||
|
|
- clocks : Must contain an entry for each required entry in clock-names.
|
||
|
|
See ../clocks/clock-bindings.txt for details.
|
||
|
|
- clock-names : Must include the following entries: hda, hdacodec_2x, hda2hdmi
|
||
|
|
- resets : Must contain an entry for each entry in reset-names.
|
||
|
|
See ../reset/reset.txt for details.
|
||
|
|
- reset-names : Must include the following entries: hda, hdacodec_2x, hda2hdmi
|
||
|
|
|
||
|
|
Example:
|
||
|
|
|
||
|
|
hda@0,70030000 {
|
||
|
|
compatible = "nvidia,tegra124-hda", "nvidia,tegra30-hda";
|
||
|
|
reg = <0x0 0x70030000 0x0 0x10000>;
|
||
|
|
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&tegra_car TEGRA124_CLK_HDA>,
|
||
|
|
<&tegra_car TEGRA124_CLK_HDA2HDMI>,
|
||
|
|
<&tegra_car TEGRA124_CLK_HDA2CODEC_2X>;
|
||
|
|
clock-names = "hda", "hda2hdmi", "hda2codec_2x";
|
||
|
|
resets = <&tegra_car 125>, /* hda */
|
||
|
|
<&tegra_car 128>; /* hda2hdmi */
|
||
|
|
<&tegra_car 111>, /* hda2codec_2x */
|
||
|
|
reset-names = "hda", "hda2hdmi", "hda2codec_2x";
|
||
|
|
};
|