2024-09-09 08:52:07 +00:00
|
|
|
* Freescale Enhanced Secure Digital Host Controller (eSDHC) for i.MX
|
|
|
|
|
|
|
|
The Enhanced Secure Digital Host Controller on Freescale i.MX family
|
|
|
|
provides an interface for MMC, SD, and SDIO types of memory cards.
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
This file documents differences between the core properties described
|
|
|
|
by mmc.txt and the properties used by the sdhci-esdhc-imx driver.
|
|
|
|
|
2024-09-09 08:52:07 +00:00
|
|
|
Required properties:
|
|
|
|
- compatible : Should be "fsl,<chip>-esdhc"
|
|
|
|
|
|
|
|
Optional properties:
|
2024-09-09 08:57:42 +00:00
|
|
|
- fsl,cd-controller : Indicate to use controller internal card detection
|
|
|
|
- fsl,wp-controller : Indicate to use controller internal write protection
|
|
|
|
- fsl,delay-line : Specify the number of delay cells for override mode.
|
|
|
|
This is used to set the clock delay for DLL(Delay Line) on override mode
|
|
|
|
to select a proper data sampling window in case the clock quality is not good
|
|
|
|
due to signal path is too long on the board. Please refer to eSDHC/uSDHC
|
|
|
|
chapter, DLL (Delay Line) section in RM for details.
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
Examples:
|
|
|
|
|
|
|
|
esdhc@70004000 {
|
|
|
|
compatible = "fsl,imx51-esdhc";
|
|
|
|
reg = <0x70004000 0x4000>;
|
|
|
|
interrupts = <1>;
|
2024-09-09 08:57:42 +00:00
|
|
|
fsl,cd-controller;
|
|
|
|
fsl,wp-controller;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
esdhc@70008000 {
|
|
|
|
compatible = "fsl,imx51-esdhc";
|
|
|
|
reg = <0x70008000 0x4000>;
|
|
|
|
interrupts = <2>;
|
2024-09-09 08:57:42 +00:00
|
|
|
cd-gpios = <&gpio1 6 0>; /* GPIO1_6 */
|
|
|
|
wp-gpios = <&gpio1 5 0>; /* GPIO1_5 */
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|