2024-09-09 08:57:42 +00:00
|
|
|
Qualcomm Technolgies, Inc. mdss-qpic
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
mdss-qpic is a qpic controller device which supports dma transmission to MIPI
|
|
|
|
and LCDC panel.
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
- compatible: must be "qcom,mdss_qpic"
|
|
|
|
- reg: offset and length of the register set for the device.
|
|
|
|
- reg-names : names to refer to register sets related to this device
|
|
|
|
- interrupts: IRQ line
|
2024-09-09 08:57:42 +00:00
|
|
|
- vdd-supply: Phandle for vdd regulator device node.
|
|
|
|
- avdd-supply: Phandle for avdd regulator device node.
|
|
|
|
- qcom,cs-gpio: Phandle for cs gpio device node.
|
|
|
|
- qcom,te-gpio: Phandle for te gpio device node.
|
|
|
|
- qcom,rst-gpio: Phandle for rst gpio device node.
|
|
|
|
- qcom,ad8-gpio: Phandle for ad8 gpio device node.
|
|
|
|
- qcom,bl-gpio: Phandle for backlight gpio device node.
|
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
- Refer to "Documentation/devicetree/bindings/arm/msm/msm_bus.txt" for
|
|
|
|
below Bus Scaling properties:
|
|
|
|
- qcom,msm-bus,name
|
|
|
|
- qcom,msm-bus,num-cases
|
|
|
|
- qcom,msm-bus,num-paths
|
|
|
|
- qcom,msm-bus,vectors-KBps
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
Example:
|
|
|
|
qcom,msm_qpic@f9ac0000 {
|
|
|
|
compatible = "qcom,mdss_qpic";
|
|
|
|
reg = <0xf9ac0000 0x24000>;
|
|
|
|
reg-names = "qpic_base";
|
|
|
|
interrupts = <0 251 0>;
|
2024-09-09 08:57:42 +00:00
|
|
|
|
|
|
|
qcom,msm-bus,name = "mdss_qpic";
|
|
|
|
qcom,msm-bus,num-cases = <2>;
|
|
|
|
qcom,msm-bus,num-paths = <1>;
|
|
|
|
|
|
|
|
qcom,msm-bus,vectors-KBps =
|
|
|
|
<91 512 0 0>,
|
|
|
|
<91 512 400000 800000>;
|
|
|
|
|
|
|
|
vdd-supply = <&pm8019_l11>;
|
|
|
|
avdd-supply = <&pm8019_l14>;
|
|
|
|
qcom,cs-gpio = <&msmgpio 21 0>;
|
|
|
|
qcom,te-gpio = <&msmgpio 22 0>;
|
|
|
|
qcom,rst-gpio = <&msmgpio 23 0>;
|
|
|
|
qcom,ad8-gpio = <&msmgpio 20 0>;
|
|
|
|
qcom,bl-gpio = <&msmgpio 84 0>;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|