M7350/kernel/Documentation/devicetree/bindings/arm/arch_timer.txt

85 lines
2.2 KiB
Plaintext
Raw Normal View History

2024-09-09 08:52:07 +00:00
* ARM architected timer
2024-09-09 08:57:42 +00:00
ARM cores may have a per-core architected timer, which provides per-cpu timers,
or a memory mapped architected timer, which provides up to 8 frames with a
physical and optional virtual timer per frame.
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
The per-core architected timer is attached to a GIC to deliver its
per-processor interrupts via PPIs. The memory mapped timer is attached to a GIC
to deliver its interrupts via SPIs.
2024-09-09 08:52:07 +00:00
** CP15 Timer node properties:
2024-09-09 08:57:42 +00:00
- compatible : Should at least contain one of
"arm,armv7-timer"
"arm,armv8-timer"
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
- interrupts : Interrupt list for secure, non-secure, virtual and
hypervisor timers, in that order.
2024-09-09 08:52:07 +00:00
- clock-frequency : The frequency of the main counter, in Hz. Optional.
2024-09-09 08:57:42 +00:00
- always-on : a boolean property. If present, the timer is powered through an
always-on power domain, therefore it never loses context.
2024-09-09 08:52:07 +00:00
Example:
timer {
2024-09-09 08:57:42 +00:00
compatible = "arm,cortex-a15-timer",
"arm,armv7-timer";
interrupts = <1 13 0xf08>,
<1 14 0xf08>,
<1 11 0xf08>,
<1 10 0xf08>;
2024-09-09 08:52:07 +00:00
clock-frequency = <100000000>;
};
** Memory mapped timer node properties:
- compatible : Should at least contain "arm,armv7-timer-mem".
- clock-frequency : The frequency of the main counter, in Hz. Optional.
- reg : The control frame base address.
Note that #address-cells, #size-cells, and ranges shall be present to ensure
2024-09-09 08:57:42 +00:00
the CPU can address a frame's registers.
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
A timer node has up to 8 frame sub-nodes, each with the following properties:
2024-09-09 08:52:07 +00:00
- frame-number: 0 to 7.
- interrupts : Interrupt list for physical and virtual timers in that order.
The virtual timer interrupt is optional.
- reg : The first and second view base addresses in that order. The second view
base address is optional.
- status : "disabled" indicates the frame is not available for use. Optional.
Example:
timer@f0000000 {
compatible = "arm,armv7-timer-mem";
#address-cells = <1>;
#size-cells = <1>;
ranges;
reg = <0xf0000000 0x1000>;
clock-frequency = <50000000>;
2024-09-09 08:57:42 +00:00
frame@f0001000 {
2024-09-09 08:52:07 +00:00
frame-number = <0>
interrupts = <0 13 0x8>,
<0 14 0x8>;
reg = <0xf0001000 0x1000>,
<0xf0002000 0x1000>;
};
2024-09-09 08:57:42 +00:00
frame@f0003000 {
2024-09-09 08:52:07 +00:00
frame-number = <1>
interrupts = <0 15 0x8>;
reg = <0xf0003000 0x1000>;
status = "disabled";
};
};