535 lines
11 KiB
C
535 lines
11 KiB
C
|
/* linux/arch/arm/mach-msm/devices.c
|
||
|
*
|
||
|
* Copyright (C) 2008 Google, Inc.
|
||
|
*
|
||
|
* This software is licensed under the terms of the GNU General Public
|
||
|
* License version 2, as published by the Free Software Foundation, and
|
||
|
* may be copied, distributed, and modified under those terms.
|
||
|
*
|
||
|
* This program is distributed in the hope that it will be useful,
|
||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
* GNU General Public License for more details.
|
||
|
*
|
||
|
*/
|
||
|
|
||
|
#include <linux/kernel.h>
|
||
|
#include <linux/platform_device.h>
|
||
|
#include <linux/interrupt.h>
|
||
|
#include <linux/dma-mapping.h>
|
||
|
|
||
|
#include <mach/irqs.h>
|
||
|
#include <mach/msm_iomap.h>
|
||
|
#include <mach/dma.h>
|
||
|
#include <mach/proc_comm.h>
|
||
|
#include <asm/clkdev.h>
|
||
|
#include "devices.h"
|
||
|
|
||
|
#include <asm/mach/flash.h>
|
||
|
#include <linux/mtd/nand.h>
|
||
|
#include <linux/mtd/partitions.h>
|
||
|
|
||
|
#include <mach/mmc.h>
|
||
|
|
||
|
static struct resource resources_uart1[] = {
|
||
|
{
|
||
|
.start = INT_UART1,
|
||
|
.end = INT_UART1,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
{
|
||
|
.start = MSM_UART1_PHYS,
|
||
|
.end = MSM_UART1_PHYS + MSM_UART1_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
.name = "uart_resource"
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct resource resources_uart2[] = {
|
||
|
{
|
||
|
.start = INT_UART2,
|
||
|
.end = INT_UART2,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
{
|
||
|
.start = MSM_UART2_PHYS,
|
||
|
.end = MSM_UART2_PHYS + MSM_UART2_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
.name = "uart_resource"
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct resource resources_uart3[] = {
|
||
|
{
|
||
|
.start = INT_UART3,
|
||
|
.end = INT_UART3,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
{
|
||
|
.start = MSM_UART3_PHYS,
|
||
|
.end = MSM_UART3_PHYS + MSM_UART3_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
.name = "uart_resource"
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_uart1 = {
|
||
|
.name = "msm_serial",
|
||
|
.id = 0,
|
||
|
.num_resources = ARRAY_SIZE(resources_uart1),
|
||
|
.resource = resources_uart1,
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_uart2 = {
|
||
|
.name = "msm_serial",
|
||
|
.id = 1,
|
||
|
.num_resources = ARRAY_SIZE(resources_uart2),
|
||
|
.resource = resources_uart2,
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_uart3 = {
|
||
|
.name = "msm_serial",
|
||
|
.id = 2,
|
||
|
.num_resources = ARRAY_SIZE(resources_uart3),
|
||
|
.resource = resources_uart3,
|
||
|
};
|
||
|
|
||
|
static struct resource msm_uart1_dm_resources[] = {
|
||
|
{
|
||
|
.start = MSM_UART1DM_PHYS,
|
||
|
.end = MSM_UART1DM_PHYS + PAGE_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_UART1DM_IRQ,
|
||
|
.end = INT_UART1DM_IRQ,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_UART1DM_RX,
|
||
|
.end = INT_UART1DM_RX,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
{
|
||
|
.start = DMOV_HSUART1_TX_CHAN,
|
||
|
.end = DMOV_HSUART1_RX_CHAN,
|
||
|
.name = "uartdm_channels",
|
||
|
.flags = IORESOURCE_DMA,
|
||
|
},
|
||
|
{
|
||
|
.start = DMOV_HSUART1_TX_CRCI,
|
||
|
.end = DMOV_HSUART1_RX_CRCI,
|
||
|
.name = "uartdm_crci",
|
||
|
.flags = IORESOURCE_DMA,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static u64 msm_uart_dm1_dma_mask = DMA_BIT_MASK(32);
|
||
|
|
||
|
struct platform_device msm_device_uart_dm1 = {
|
||
|
.name = "msm_serial_hs",
|
||
|
.id = 0,
|
||
|
.num_resources = ARRAY_SIZE(msm_uart1_dm_resources),
|
||
|
.resource = msm_uart1_dm_resources,
|
||
|
.dev = {
|
||
|
.dma_mask = &msm_uart_dm1_dma_mask,
|
||
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct resource msm_uart2_dm_resources[] = {
|
||
|
{
|
||
|
.start = MSM_UART2DM_PHYS,
|
||
|
.end = MSM_UART2DM_PHYS + PAGE_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_UART2DM_IRQ,
|
||
|
.end = INT_UART2DM_IRQ,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_UART2DM_RX,
|
||
|
.end = INT_UART2DM_RX,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
{
|
||
|
.start = DMOV_HSUART2_TX_CHAN,
|
||
|
.end = DMOV_HSUART2_RX_CHAN,
|
||
|
.name = "uartdm_channels",
|
||
|
.flags = IORESOURCE_DMA,
|
||
|
},
|
||
|
{
|
||
|
.start = DMOV_HSUART2_TX_CRCI,
|
||
|
.end = DMOV_HSUART2_RX_CRCI,
|
||
|
.name = "uartdm_crci",
|
||
|
.flags = IORESOURCE_DMA,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static u64 msm_uart_dm2_dma_mask = DMA_BIT_MASK(32);
|
||
|
|
||
|
struct platform_device msm_device_uart_dm2 = {
|
||
|
.name = "msm_serial_hs",
|
||
|
.id = 1,
|
||
|
.num_resources = ARRAY_SIZE(msm_uart2_dm_resources),
|
||
|
.resource = msm_uart2_dm_resources,
|
||
|
.dev = {
|
||
|
.dma_mask = &msm_uart_dm2_dma_mask,
|
||
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct resource resources_i2c[] = {
|
||
|
{
|
||
|
.start = MSM_I2C_PHYS,
|
||
|
.end = MSM_I2C_PHYS + MSM_I2C_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_PWB_I2C,
|
||
|
.end = INT_PWB_I2C,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_i2c = {
|
||
|
.name = "msm_i2c",
|
||
|
.id = 0,
|
||
|
.num_resources = ARRAY_SIZE(resources_i2c),
|
||
|
.resource = resources_i2c,
|
||
|
};
|
||
|
|
||
|
#define GPIO_I2C_CLK 60
|
||
|
#define GPIO_I2C_DAT 61
|
||
|
void msm_set_i2c_mux(bool gpio, int *gpio_clk, int *gpio_dat)
|
||
|
{
|
||
|
unsigned id;
|
||
|
if (gpio) {
|
||
|
id = PCOM_GPIO_CFG(GPIO_I2C_CLK, 0, GPIO_OUTPUT,
|
||
|
GPIO_NO_PULL, GPIO_2MA);
|
||
|
msm_proc_comm(PCOM_RPC_GPIO_TLMM_CONFIG_EX, &id, 0);
|
||
|
id = PCOM_GPIO_CFG(GPIO_I2C_DAT, 0, GPIO_OUTPUT,
|
||
|
GPIO_NO_PULL, GPIO_2MA);
|
||
|
msm_proc_comm(PCOM_RPC_GPIO_TLMM_CONFIG_EX, &id, 0);
|
||
|
*gpio_clk = GPIO_I2C_CLK;
|
||
|
*gpio_dat = GPIO_I2C_DAT;
|
||
|
} else {
|
||
|
id = PCOM_GPIO_CFG(GPIO_I2C_CLK, 1, GPIO_INPUT,
|
||
|
GPIO_NO_PULL, GPIO_8MA);
|
||
|
msm_proc_comm(PCOM_RPC_GPIO_TLMM_CONFIG_EX, &id, 0);
|
||
|
id = PCOM_GPIO_CFG(GPIO_I2C_DAT , 1, GPIO_INPUT,
|
||
|
GPIO_NO_PULL, GPIO_8MA);
|
||
|
msm_proc_comm(PCOM_RPC_GPIO_TLMM_CONFIG_EX, &id, 0);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
static struct resource resources_hsusb[] = {
|
||
|
{
|
||
|
.start = MSM_HSUSB_PHYS,
|
||
|
.end = MSM_HSUSB_PHYS + MSM_HSUSB_SIZE,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_USB_HS,
|
||
|
.end = INT_USB_HS,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_hsusb = {
|
||
|
.name = "msm_hsusb",
|
||
|
.id = -1,
|
||
|
.num_resources = ARRAY_SIZE(resources_hsusb),
|
||
|
.resource = resources_hsusb,
|
||
|
.dev = {
|
||
|
.coherent_dma_mask = 0xffffffff,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct flash_platform_data msm_nand_data = {
|
||
|
.parts = NULL,
|
||
|
.nr_parts = 0,
|
||
|
};
|
||
|
|
||
|
static struct resource resources_nand[] = {
|
||
|
[0] = {
|
||
|
.start = 7,
|
||
|
.end = 7,
|
||
|
.flags = IORESOURCE_DMA,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_nand = {
|
||
|
.name = "msm_nand",
|
||
|
.id = -1,
|
||
|
.num_resources = ARRAY_SIZE(resources_nand),
|
||
|
.resource = resources_nand,
|
||
|
.dev = {
|
||
|
.platform_data = &msm_nand_data,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_smd = {
|
||
|
.name = "msm_smd",
|
||
|
.id = -1,
|
||
|
};
|
||
|
|
||
|
static struct resource resources_sdc1[] = {
|
||
|
{
|
||
|
.start = MSM_SDC1_PHYS,
|
||
|
.end = MSM_SDC1_PHYS + MSM_SDC1_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_SDC1_0,
|
||
|
.end = INT_SDC1_0,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
.name = "cmd_irq",
|
||
|
},
|
||
|
{
|
||
|
.flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
|
||
|
.name = "status_irq"
|
||
|
},
|
||
|
{
|
||
|
.start = 8,
|
||
|
.end = 8,
|
||
|
.flags = IORESOURCE_DMA,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct resource resources_sdc2[] = {
|
||
|
{
|
||
|
.start = MSM_SDC2_PHYS,
|
||
|
.end = MSM_SDC2_PHYS + MSM_SDC2_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_SDC2_0,
|
||
|
.end = INT_SDC2_0,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
.name = "cmd_irq",
|
||
|
},
|
||
|
{
|
||
|
.flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
|
||
|
.name = "status_irq"
|
||
|
},
|
||
|
{
|
||
|
.start = 8,
|
||
|
.end = 8,
|
||
|
.flags = IORESOURCE_DMA,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct resource resources_sdc3[] = {
|
||
|
{
|
||
|
.start = MSM_SDC3_PHYS,
|
||
|
.end = MSM_SDC3_PHYS + MSM_SDC3_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_SDC3_0,
|
||
|
.end = INT_SDC3_0,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
.name = "cmd_irq",
|
||
|
},
|
||
|
{
|
||
|
.flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
|
||
|
.name = "status_irq"
|
||
|
},
|
||
|
{
|
||
|
.start = 8,
|
||
|
.end = 8,
|
||
|
.flags = IORESOURCE_DMA,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct resource resources_sdc4[] = {
|
||
|
{
|
||
|
.start = MSM_SDC4_PHYS,
|
||
|
.end = MSM_SDC4_PHYS + MSM_SDC4_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_SDC4_0,
|
||
|
.end = INT_SDC4_0,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
.name = "cmd_irq",
|
||
|
},
|
||
|
{
|
||
|
.flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
|
||
|
.name = "status_irq"
|
||
|
},
|
||
|
{
|
||
|
.start = 8,
|
||
|
.end = 8,
|
||
|
.flags = IORESOURCE_DMA,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_sdc1 = {
|
||
|
.name = "msm_sdcc",
|
||
|
.id = 1,
|
||
|
.num_resources = ARRAY_SIZE(resources_sdc1),
|
||
|
.resource = resources_sdc1,
|
||
|
.dev = {
|
||
|
.coherent_dma_mask = 0xffffffff,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_sdc2 = {
|
||
|
.name = "msm_sdcc",
|
||
|
.id = 2,
|
||
|
.num_resources = ARRAY_SIZE(resources_sdc2),
|
||
|
.resource = resources_sdc2,
|
||
|
.dev = {
|
||
|
.coherent_dma_mask = 0xffffffff,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_sdc3 = {
|
||
|
.name = "msm_sdcc",
|
||
|
.id = 3,
|
||
|
.num_resources = ARRAY_SIZE(resources_sdc3),
|
||
|
.resource = resources_sdc3,
|
||
|
.dev = {
|
||
|
.coherent_dma_mask = 0xffffffff,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_sdc4 = {
|
||
|
.name = "msm_sdcc",
|
||
|
.id = 4,
|
||
|
.num_resources = ARRAY_SIZE(resources_sdc4),
|
||
|
.resource = resources_sdc4,
|
||
|
.dev = {
|
||
|
.coherent_dma_mask = 0xffffffff,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct platform_device *msm_sdcc_devices[] __initdata = {
|
||
|
&msm_device_sdc1,
|
||
|
&msm_device_sdc2,
|
||
|
&msm_device_sdc3,
|
||
|
&msm_device_sdc4,
|
||
|
};
|
||
|
|
||
|
int __init msm_add_sdcc(unsigned int controller, struct mmc_platform_data *plat,
|
||
|
unsigned int stat_irq, unsigned long stat_irq_flags)
|
||
|
{
|
||
|
struct platform_device *pdev;
|
||
|
struct resource *res;
|
||
|
|
||
|
if (controller < 1 || controller > 4)
|
||
|
return -EINVAL;
|
||
|
|
||
|
pdev = msm_sdcc_devices[controller-1];
|
||
|
pdev->dev.platform_data = plat;
|
||
|
|
||
|
res = platform_get_resource_byname(pdev, IORESOURCE_IRQ, "status_irq");
|
||
|
if (!res)
|
||
|
return -EINVAL;
|
||
|
else if (stat_irq) {
|
||
|
res->start = res->end = stat_irq;
|
||
|
res->flags &= ~IORESOURCE_DISABLED;
|
||
|
res->flags |= stat_irq_flags;
|
||
|
}
|
||
|
|
||
|
return platform_device_register(pdev);
|
||
|
}
|
||
|
|
||
|
static struct resource resources_mddi0[] = {
|
||
|
{
|
||
|
.start = MSM_PMDH_PHYS,
|
||
|
.end = MSM_PMDH_PHYS + MSM_PMDH_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_MDDI_PRI,
|
||
|
.end = INT_MDDI_PRI,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct resource resources_mddi1[] = {
|
||
|
{
|
||
|
.start = MSM_EMDH_PHYS,
|
||
|
.end = MSM_EMDH_PHYS + MSM_EMDH_SIZE - 1,
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_MDDI_EXT,
|
||
|
.end = INT_MDDI_EXT,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_mddi0 = {
|
||
|
.name = "msm_mddi",
|
||
|
.id = 0,
|
||
|
.num_resources = ARRAY_SIZE(resources_mddi0),
|
||
|
.resource = resources_mddi0,
|
||
|
.dev = {
|
||
|
.coherent_dma_mask = 0xffffffff,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_mddi1 = {
|
||
|
.name = "msm_mddi",
|
||
|
.id = 1,
|
||
|
.num_resources = ARRAY_SIZE(resources_mddi1),
|
||
|
.resource = resources_mddi1,
|
||
|
.dev = {
|
||
|
.coherent_dma_mask = 0xffffffff,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
static struct resource resources_mdp[] = {
|
||
|
{
|
||
|
.start = MSM_MDP_PHYS,
|
||
|
.end = MSM_MDP_PHYS + MSM_MDP_SIZE - 1,
|
||
|
.name = "mdp",
|
||
|
.flags = IORESOURCE_MEM
|
||
|
},
|
||
|
{
|
||
|
.start = INT_MDP,
|
||
|
.end = INT_MDP,
|
||
|
.flags = IORESOURCE_IRQ,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_mdp = {
|
||
|
.name = "msm_mdp",
|
||
|
.id = 0,
|
||
|
.num_resources = ARRAY_SIZE(resources_mdp),
|
||
|
.resource = resources_mdp,
|
||
|
};
|
||
|
|
||
|
static struct resource resources_tssc[] = {
|
||
|
{
|
||
|
.start = MSM_TSSC_PHYS,
|
||
|
.end = MSM_TSSC_PHYS + MSM_TSSC_SIZE - 1,
|
||
|
.name = "tssc",
|
||
|
.flags = IORESOURCE_MEM,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_TCHSCRN1,
|
||
|
.end = INT_TCHSCRN1,
|
||
|
.name = "tssc1",
|
||
|
.flags = IORESOURCE_IRQ | IRQF_TRIGGER_RISING,
|
||
|
},
|
||
|
{
|
||
|
.start = INT_TCHSCRN2,
|
||
|
.end = INT_TCHSCRN2,
|
||
|
.name = "tssc2",
|
||
|
.flags = IORESOURCE_IRQ | IRQF_TRIGGER_RISING,
|
||
|
},
|
||
|
};
|
||
|
|
||
|
struct platform_device msm_device_touchscreen = {
|
||
|
.name = "msm_touchscreen",
|
||
|
.id = 0,
|
||
|
.num_resources = ARRAY_SIZE(resources_tssc),
|
||
|
.resource = resources_tssc,
|
||
|
};
|