2024-09-09 08:52:07 +00:00
|
|
|
/*******************************************************************************
|
|
|
|
|
|
|
|
|
|
Intel 10 Gigabit PCI Express Linux driver
|
2024-09-09 08:57:42 +00:00
|
|
|
Copyright(c) 1999 - 2013 Intel Corporation.
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
under the terms and conditions of the GNU General Public License,
|
|
|
|
|
version 2, as published by the Free Software Foundation.
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
|
|
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
|
more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License along with
|
|
|
|
|
this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
|
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
|
|
|
|
|
|
The full GNU General Public License is included in this distribution in
|
|
|
|
|
the file called "COPYING".
|
|
|
|
|
|
|
|
|
|
Contact Information:
|
2024-09-09 08:57:42 +00:00
|
|
|
Linux NICS <linux.nics@intel.com>
|
2024-09-09 08:52:07 +00:00
|
|
|
e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
|
|
|
|
|
Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
|
|
|
|
|
|
|
|
|
|
*******************************************************************************/
|
|
|
|
|
|
|
|
|
|
#ifndef _IXGBE_FCOE_H
|
|
|
|
|
#define _IXGBE_FCOE_H
|
|
|
|
|
|
|
|
|
|
#include <scsi/fc/fc_fs.h>
|
|
|
|
|
#include <scsi/fc/fc_fcoe.h>
|
|
|
|
|
|
|
|
|
|
/* shift bits within STAT fo FCSTAT */
|
|
|
|
|
#define IXGBE_RXDADV_FCSTAT_SHIFT 4
|
|
|
|
|
|
|
|
|
|
/* ddp user buffer */
|
|
|
|
|
#define IXGBE_BUFFCNT_MAX 256 /* 8 bits bufcnt */
|
|
|
|
|
#define IXGBE_FCPTR_ALIGN 16
|
|
|
|
|
#define IXGBE_FCPTR_MAX (IXGBE_BUFFCNT_MAX * sizeof(dma_addr_t))
|
|
|
|
|
#define IXGBE_FCBUFF_4KB 0x0
|
|
|
|
|
#define IXGBE_FCBUFF_8KB 0x1
|
|
|
|
|
#define IXGBE_FCBUFF_16KB 0x2
|
|
|
|
|
#define IXGBE_FCBUFF_64KB 0x3
|
|
|
|
|
#define IXGBE_FCBUFF_MAX 65536 /* 64KB max */
|
|
|
|
|
#define IXGBE_FCBUFF_MIN 4096 /* 4KB min */
|
|
|
|
|
#define IXGBE_FCOE_DDP_MAX 512 /* 9 bits xid */
|
|
|
|
|
|
|
|
|
|
/* Default traffic class to use for FCoE */
|
|
|
|
|
#define IXGBE_FCOE_DEFTC 3
|
|
|
|
|
|
|
|
|
|
/* fcerr */
|
|
|
|
|
#define IXGBE_FCERR_BADCRC 0x00100000
|
|
|
|
|
|
|
|
|
|
/* FCoE DDP for target mode */
|
|
|
|
|
#define __IXGBE_FCOE_TARGET 1
|
|
|
|
|
|
|
|
|
|
struct ixgbe_fcoe_ddp {
|
|
|
|
|
int len;
|
|
|
|
|
u32 err;
|
|
|
|
|
unsigned int sgc;
|
|
|
|
|
struct scatterlist *sgl;
|
|
|
|
|
dma_addr_t udp;
|
|
|
|
|
u64 *udl;
|
2024-09-09 08:57:42 +00:00
|
|
|
struct dma_pool *pool;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* per cpu variables */
|
|
|
|
|
struct ixgbe_fcoe_ddp_pool {
|
|
|
|
|
struct dma_pool *pool;
|
|
|
|
|
u64 noddp;
|
|
|
|
|
u64 noddp_ext_buff;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct ixgbe_fcoe {
|
2024-09-09 08:57:42 +00:00
|
|
|
struct ixgbe_fcoe_ddp_pool __percpu *ddp_pool;
|
2024-09-09 08:52:07 +00:00
|
|
|
atomic_t refcnt;
|
|
|
|
|
spinlock_t lock;
|
|
|
|
|
struct ixgbe_fcoe_ddp ddp[IXGBE_FCOE_DDP_MAX];
|
2024-09-09 08:57:42 +00:00
|
|
|
void *extra_ddp_buffer;
|
2024-09-09 08:52:07 +00:00
|
|
|
dma_addr_t extra_ddp_buffer_dma;
|
|
|
|
|
unsigned long mode;
|
|
|
|
|
u8 up;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#endif /* _IXGBE_FCOE_H */
|
