2024-09-09 08:52:07 +00:00
|
|
|
/*
|
|
|
|
|
* net/dsa/mv88e6xxx.h - Marvell 88e6xxx switch chip support
|
|
|
|
|
* Copyright (c) 2008 Marvell Semiconductor
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __MV88E6XXX_H
|
|
|
|
|
#define __MV88E6XXX_H
|
|
|
|
|
|
|
|
|
|
#define REG_PORT(p) (0x10 + (p))
|
|
|
|
|
#define REG_GLOBAL 0x1b
|
|
|
|
|
#define REG_GLOBAL2 0x1c
|
|
|
|
|
|
|
|
|
|
struct mv88e6xxx_priv_state {
|
2024-09-09 08:57:42 +00:00
|
|
|
/* When using multi-chip addressing, this mutex protects
|
2024-09-09 08:52:07 +00:00
|
|
|
* access to the indirect access registers. (In single-chip
|
|
|
|
|
* mode, this mutex is effectively useless.)
|
|
|
|
|
*/
|
|
|
|
|
struct mutex smi_mutex;
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_NET_DSA_MV88E6XXX_NEED_PPU
|
2024-09-09 08:57:42 +00:00
|
|
|
/* Handles automatic disabling and re-enabling of the PHY
|
2024-09-09 08:52:07 +00:00
|
|
|
* polling unit.
|
|
|
|
|
*/
|
|
|
|
|
struct mutex ppu_mutex;
|
|
|
|
|
int ppu_disabled;
|
|
|
|
|
struct work_struct ppu_work;
|
|
|
|
|
struct timer_list ppu_timer;
|
|
|
|
|
#endif
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
/* This mutex serialises access to the statistics unit.
|
2024-09-09 08:52:07 +00:00
|
|
|
* Hold this mutex over snapshot + dump sequences.
|
|
|
|
|
*/
|
|
|
|
|
struct mutex stats_mutex;
|
|
|
|
|
|
|
|
|
|
int id; /* switch product id */
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct mv88e6xxx_hw_stat {
|
|
|
|
|
char string[ETH_GSTRING_LEN];
|
|
|
|
|
int sizeof_stat;
|
|
|
|
|
int reg;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
int __mv88e6xxx_reg_read(struct mii_bus *bus, int sw_addr, int addr, int reg);
|
|
|
|
|
int mv88e6xxx_reg_read(struct dsa_switch *ds, int addr, int reg);
|
|
|
|
|
int __mv88e6xxx_reg_write(struct mii_bus *bus, int sw_addr, int addr,
|
2024-09-09 08:57:42 +00:00
|
|
|
int reg, u16 val);
|
2024-09-09 08:52:07 +00:00
|
|
|
int mv88e6xxx_reg_write(struct dsa_switch *ds, int addr, int reg, u16 val);
|
|
|
|
|
int mv88e6xxx_config_prio(struct dsa_switch *ds);
|
|
|
|
|
int mv88e6xxx_set_addr_direct(struct dsa_switch *ds, u8 *addr);
|
|
|
|
|
int mv88e6xxx_set_addr_indirect(struct dsa_switch *ds, u8 *addr);
|
|
|
|
|
int mv88e6xxx_phy_read(struct dsa_switch *ds, int addr, int regnum);
|
|
|
|
|
int mv88e6xxx_phy_write(struct dsa_switch *ds, int addr, int regnum, u16 val);
|
|
|
|
|
void mv88e6xxx_ppu_state_init(struct dsa_switch *ds);
|
|
|
|
|
int mv88e6xxx_phy_read_ppu(struct dsa_switch *ds, int addr, int regnum);
|
|
|
|
|
int mv88e6xxx_phy_write_ppu(struct dsa_switch *ds, int addr,
|
|
|
|
|
int regnum, u16 val);
|
|
|
|
|
void mv88e6xxx_poll_link(struct dsa_switch *ds);
|
|
|
|
|
void mv88e6xxx_get_strings(struct dsa_switch *ds,
|
|
|
|
|
int nr_stats, struct mv88e6xxx_hw_stat *stats,
|
|
|
|
|
int port, uint8_t *data);
|
|
|
|
|
void mv88e6xxx_get_ethtool_stats(struct dsa_switch *ds,
|
|
|
|
|
int nr_stats, struct mv88e6xxx_hw_stat *stats,
|
|
|
|
|
int port, uint64_t *data);
|
|
|
|
|
|
|
|
|
|
extern struct dsa_switch_driver mv88e6131_switch_driver;
|
|
|
|
|
extern struct dsa_switch_driver mv88e6123_61_65_switch_driver;
|
2024-09-09 08:57:42 +00:00
|
|
|
extern struct dsa_switch_driver mv88e6171_switch_driver;
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
#define REG_READ(addr, reg) \
|
|
|
|
|
({ \
|
|
|
|
|
int __ret; \
|
|
|
|
|
\
|
|
|
|
|
__ret = mv88e6xxx_reg_read(ds, addr, reg); \
|
|
|
|
|
if (__ret < 0) \
|
|
|
|
|
return __ret; \
|
|
|
|
|
__ret; \
|
|
|
|
|
})
|
|
|
|
|
|
|
|
|
|
#define REG_WRITE(addr, reg, val) \
|
|
|
|
|
({ \
|
|
|
|
|
int __ret; \
|
|
|
|
|
\
|
|
|
|
|
__ret = mv88e6xxx_reg_write(ds, addr, reg, val); \
|
|
|
|
|
if (__ret < 0) \
|
|
|
|
|
return __ret; \
|
|
|
|
|
})
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#endif
|
