82 lines
2.6 KiB
C
82 lines
2.6 KiB
C
|
/*
|
||
|
|
* PKUnity Direct Memory Access Controller (DMAC)
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Interrupt Status Reg DMAC_ISR.
|
||
|
|
*/
|
||
|
|
#define DMAC_ISR (PKUNITY_DMAC_BASE + 0x0020)
|
||
|
|
/*
|
||
|
|
* Interrupt Transfer Complete Status Reg DMAC_ITCSR.
|
||
|
|
*/
|
||
|
|
#define DMAC_ITCSR (PKUNITY_DMAC_BASE + 0x0050)
|
||
|
|
/*
|
||
|
|
* Interrupt Transfer Complete Clear Reg DMAC_ITCCR.
|
||
|
|
*/
|
||
|
|
#define DMAC_ITCCR (PKUNITY_DMAC_BASE + 0x0060)
|
||
|
|
/*
|
||
|
|
* Interrupt Error Status Reg DMAC_IESR.
|
||
|
|
*/
|
||
|
|
#define DMAC_IESR (PKUNITY_DMAC_BASE + 0x0080)
|
||
|
|
/*
|
||
|
|
* Interrupt Error Clear Reg DMAC_IECR.
|
||
|
|
*/
|
||
|
|
#define DMAC_IECR (PKUNITY_DMAC_BASE + 0x0090)
|
||
|
|
/*
|
||
|
|
* Enable Channels Reg DMAC_ENCH.
|
||
|
|
*/
|
||
|
|
#define DMAC_ENCH (PKUNITY_DMAC_BASE + 0x00B0)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* DMA control reg. Space [byte]
|
||
|
|
*/
|
||
|
|
#define DMASp 0x00000100
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Source Addr DMAC_SRCADDR(ch).
|
||
|
|
*/
|
||
|
|
#define DMAC_SRCADDR(ch) (PKUNITY_DMAC_BASE + (ch)*DMASp + 0x00)
|
||
|
|
/*
|
||
|
|
* Destination Addr DMAC_DESTADDR(ch).
|
||
|
|
*/
|
||
|
|
#define DMAC_DESTADDR(ch) (PKUNITY_DMAC_BASE + (ch)*DMASp + 0x04)
|
||
|
|
/*
|
||
|
|
* Control Reg DMAC_CONTROL(ch).
|
||
|
|
*/
|
||
|
|
#define DMAC_CONTROL(ch) (PKUNITY_DMAC_BASE + (ch)*DMASp + 0x0C)
|
||
|
|
/*
|
||
|
|
* Configuration Reg DMAC_CONFIG(ch).
|
||
|
|
*/
|
||
|
|
#define DMAC_CONFIG(ch) (PKUNITY_DMAC_BASE + (ch)*DMASp + 0x10)
|
||
|
|
|
||
|
|
#define DMAC_IR_MASK FMASK(6, 0)
|
||
|
|
/*
|
||
|
|
* select channel (ch)
|
||
|
|
*/
|
||
|
|
#define DMAC_CHANNEL(ch) FIELD(1, 1, (ch))
|
||
|
|
|
||
|
|
#define DMAC_CONTROL_SIZE_BYTE(v) (FIELD((v), 12, 14) | \
|
||
|
|
FIELD(0, 3, 9) | FIELD(0, 3, 6))
|
||
|
|
#define DMAC_CONTROL_SIZE_HWORD(v) (FIELD((v) >> 1, 12, 14) | \
|
||
|
|
FIELD(1, 3, 9) | FIELD(1, 3, 6))
|
||
|
|
#define DMAC_CONTROL_SIZE_WORD(v) (FIELD((v) >> 2, 12, 14) | \
|
||
|
|
FIELD(2, 3, 9) | FIELD(2, 3, 6))
|
||
|
|
#define DMAC_CONTROL_DI FIELD(1, 1, 13)
|
||
|
|
#define DMAC_CONTROL_SI FIELD(1, 1, 12)
|
||
|
|
#define DMAC_CONTROL_BURST_1BYTE (FIELD(0, 3, 3) | FIELD(0, 3, 0))
|
||
|
|
#define DMAC_CONTROL_BURST_4BYTE (FIELD(3, 3, 3) | FIELD(3, 3, 0))
|
||
|
|
#define DMAC_CONTROL_BURST_8BYTE (FIELD(5, 3, 3) | FIELD(5, 3, 0))
|
||
|
|
#define DMAC_CONTROL_BURST_16BYTE (FIELD(7, 3, 3) | FIELD(7, 3, 0))
|
||
|
|
|
||
|
|
#define DMAC_CONFIG_UART0_WR (FIELD(2, 4, 11) | FIELD(1, 2, 1))
|
||
|
|
#define DMAC_CONFIG_UART0_RD (FIELD(2, 4, 7) | FIELD(2, 2, 1))
|
||
|
|
#define DMAC_CONFIG_UART1_WR (FIELD(3, 4, 11) | FIELD(1, 2, 1))
|
||
|
|
#define DMAC_CONFIG_UART1RD (FIELD(3, 4, 7) | FIELD(2, 2, 1))
|
||
|
|
#define DMAC_CONFIG_AC97WR (FIELD(4, 4, 11) | FIELD(1, 2, 1))
|
||
|
|
#define DMAC_CONFIG_AC97RD (FIELD(4, 4, 7) | FIELD(2, 2, 1))
|
||
|
|
#define DMAC_CONFIG_MMCWR (FIELD(7, 4, 11) | FIELD(1, 2, 1))
|
||
|
|
#define DMAC_CONFIG_MMCRD (FIELD(7, 4, 7) | FIELD(2, 2, 1))
|
||
|
|
#define DMAC_CONFIG_MASKITC FIELD(1, 1, 4)
|
||
|
|
#define DMAC_CONFIG_MASKIE FIELD(1, 1, 3)
|
||
|
|
#define DMAC_CONFIG_EN FIELD(1, 1, 0)
|