M7350/kernel/arch/powerpc/boot/dts/b4860qds.dts

62 lines
2.2 KiB
Plaintext
Raw Normal View History

2024-09-09 08:52:07 +00:00
/*
2024-09-09 08:57:42 +00:00
* B4860DS Device Tree Source
2024-09-09 08:52:07 +00:00
*
2024-09-09 08:57:42 +00:00
* Copyright 2012 Freescale Semiconductor Inc.
2024-09-09 08:52:07 +00:00
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Freescale Semiconductor nor the
* names of its contributors may be used to endorse or promote products
* derived from this software without specific prior written permission.
*
*
* ALTERNATIVELY, this software may be distributed under the terms of the
* GNU General Public License ("GPL") as published by the Free Software
* Foundation, either version 2 of that License or (at your option) any
* later version.
*
* THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
* EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
2024-09-09 08:57:42 +00:00
/include/ "fsl/b4860si-pre.dtsi"
/include/ "b4qds.dtsi"
2024-09-09 08:52:07 +00:00
/ {
2024-09-09 08:57:42 +00:00
model = "fsl,B4860QDS";
compatible = "fsl,B4860QDS";
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
ifc: localbus@ffe124000 {
board-control@3,0 {
compatible = "fsl,b4860qds-fpga", "fsl,fpga-qixis";
2024-09-09 08:52:07 +00:00
};
};
2024-09-09 08:57:42 +00:00
rio: rapidio@ffe0c0000 {
reg = <0xf 0xfe0c0000 0 0x11000>;
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
port1 {
ranges = <0 0 0xc 0x20000000 0 0x10000000>;
};
port2 {
ranges = <0 0 0xc 0x30000000 0 0x10000000>;
2024-09-09 08:52:07 +00:00
};
};
2024-09-09 08:57:42 +00:00
2024-09-09 08:52:07 +00:00
};
2024-09-09 08:57:42 +00:00
/include/ "fsl/b4860si-post.dtsi"