M7350/kernel/arch/mips/math-emu/sp_add.c

181 lines
4.4 KiB
C
Raw Normal View History

2024-09-09 08:52:07 +00:00
/* IEEE754 floating point arithmetic
* single precision
*/
/*
* MIPS floating point support
* Copyright (C) 1994-2000 Algorithmics Ltd.
*
* This program is free software; you can distribute it and/or modify it
* under the terms of the GNU General Public License (Version 2) as
* published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
* for more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
2024-09-09 08:57:42 +00:00
* 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
2024-09-09 08:52:07 +00:00
*/
#include "ieee754sp.h"
2024-09-09 08:57:42 +00:00
union ieee754sp ieee754sp_add(union ieee754sp x, union ieee754sp y)
2024-09-09 08:52:07 +00:00
{
2024-09-09 08:57:42 +00:00
int s;
2024-09-09 08:52:07 +00:00
COMPXSP;
COMPYSP;
EXPLODEXSP;
EXPLODEYSP;
2024-09-09 08:57:42 +00:00
ieee754_clearcx();
2024-09-09 08:52:07 +00:00
FLUSHXSP;
FLUSHYSP;
switch (CLPAIR(xc, yc)) {
case CLPAIR(IEEE754_CLASS_SNAN, IEEE754_CLASS_QNAN):
case CLPAIR(IEEE754_CLASS_QNAN, IEEE754_CLASS_SNAN):
case CLPAIR(IEEE754_CLASS_SNAN, IEEE754_CLASS_SNAN):
case CLPAIR(IEEE754_CLASS_ZERO, IEEE754_CLASS_SNAN):
case CLPAIR(IEEE754_CLASS_NORM, IEEE754_CLASS_SNAN):
case CLPAIR(IEEE754_CLASS_DNORM, IEEE754_CLASS_SNAN):
case CLPAIR(IEEE754_CLASS_INF, IEEE754_CLASS_SNAN):
case CLPAIR(IEEE754_CLASS_SNAN, IEEE754_CLASS_ZERO):
case CLPAIR(IEEE754_CLASS_SNAN, IEEE754_CLASS_NORM):
case CLPAIR(IEEE754_CLASS_SNAN, IEEE754_CLASS_DNORM):
case CLPAIR(IEEE754_CLASS_SNAN, IEEE754_CLASS_INF):
2024-09-09 08:57:42 +00:00
ieee754_setcx(IEEE754_INVALID_OPERATION);
return ieee754sp_nanxcpt(ieee754sp_indef());
2024-09-09 08:52:07 +00:00
case CLPAIR(IEEE754_CLASS_ZERO, IEEE754_CLASS_QNAN):
case CLPAIR(IEEE754_CLASS_NORM, IEEE754_CLASS_QNAN):
case CLPAIR(IEEE754_CLASS_DNORM, IEEE754_CLASS_QNAN):
case CLPAIR(IEEE754_CLASS_INF, IEEE754_CLASS_QNAN):
return y;
case CLPAIR(IEEE754_CLASS_QNAN, IEEE754_CLASS_QNAN):
case CLPAIR(IEEE754_CLASS_QNAN, IEEE754_CLASS_ZERO):
case CLPAIR(IEEE754_CLASS_QNAN, IEEE754_CLASS_NORM):
case CLPAIR(IEEE754_CLASS_QNAN, IEEE754_CLASS_DNORM):
case CLPAIR(IEEE754_CLASS_QNAN, IEEE754_CLASS_INF):
return x;
2024-09-09 08:57:42 +00:00
/*
* Infinity handling
*/
2024-09-09 08:52:07 +00:00
case CLPAIR(IEEE754_CLASS_INF, IEEE754_CLASS_INF):
if (xs == ys)
return x;
2024-09-09 08:57:42 +00:00
ieee754_setcx(IEEE754_INVALID_OPERATION);
return ieee754sp_indef();
2024-09-09 08:52:07 +00:00
case CLPAIR(IEEE754_CLASS_NORM, IEEE754_CLASS_INF):
case CLPAIR(IEEE754_CLASS_ZERO, IEEE754_CLASS_INF):
case CLPAIR(IEEE754_CLASS_DNORM, IEEE754_CLASS_INF):
return y;
case CLPAIR(IEEE754_CLASS_INF, IEEE754_CLASS_ZERO):
case CLPAIR(IEEE754_CLASS_INF, IEEE754_CLASS_NORM):
case CLPAIR(IEEE754_CLASS_INF, IEEE754_CLASS_DNORM):
return x;
2024-09-09 08:57:42 +00:00
/*
* Zero handling
*/
2024-09-09 08:52:07 +00:00
case CLPAIR(IEEE754_CLASS_ZERO, IEEE754_CLASS_ZERO):
if (xs == ys)
return x;
else
2024-09-09 08:57:42 +00:00
return ieee754sp_zero(ieee754_csr.rm == FPU_CSR_RD);
2024-09-09 08:52:07 +00:00
case CLPAIR(IEEE754_CLASS_NORM, IEEE754_CLASS_ZERO):
case CLPAIR(IEEE754_CLASS_DNORM, IEEE754_CLASS_ZERO):
return x;
case CLPAIR(IEEE754_CLASS_ZERO, IEEE754_CLASS_NORM):
case CLPAIR(IEEE754_CLASS_ZERO, IEEE754_CLASS_DNORM):
return y;
case CLPAIR(IEEE754_CLASS_DNORM, IEEE754_CLASS_DNORM):
SPDNORMX;
2024-09-09 08:57:42 +00:00
/* FALL THROUGH */
2024-09-09 08:52:07 +00:00
case CLPAIR(IEEE754_CLASS_NORM, IEEE754_CLASS_DNORM):
SPDNORMY;
break;
case CLPAIR(IEEE754_CLASS_DNORM, IEEE754_CLASS_NORM):
SPDNORMX;
break;
case CLPAIR(IEEE754_CLASS_NORM, IEEE754_CLASS_NORM):
break;
}
assert(xm & SP_HIDDEN_BIT);
assert(ym & SP_HIDDEN_BIT);
2024-09-09 08:57:42 +00:00
/*
* Provide guard, round and stick bit space.
*/
2024-09-09 08:52:07 +00:00
xm <<= 3;
ym <<= 3;
if (xe > ye) {
2024-09-09 08:57:42 +00:00
/*
* Have to shift y fraction right to align.
2024-09-09 08:52:07 +00:00
*/
2024-09-09 08:57:42 +00:00
s = xe - ye;
2024-09-09 08:52:07 +00:00
SPXSRSYn(s);
} else if (ye > xe) {
2024-09-09 08:57:42 +00:00
/*
* Have to shift x fraction right to align.
2024-09-09 08:52:07 +00:00
*/
2024-09-09 08:57:42 +00:00
s = ye - xe;
2024-09-09 08:52:07 +00:00
SPXSRSXn(s);
}
assert(xe == ye);
assert(xe <= SP_EMAX);
if (xs == ys) {
2024-09-09 08:57:42 +00:00
/*
* Generate 28 bit result of adding two 27 bit numbers
* leaving result in xm, xs and xe.
2024-09-09 08:52:07 +00:00
*/
xm = xm + ym;
xe = xe;
xs = xs;
2024-09-09 08:57:42 +00:00
if (xm >> (SP_FBITS + 1 + 3)) { /* carry out */
2024-09-09 08:52:07 +00:00
SPXSRSX1();
}
} else {
if (xm >= ym) {
xm = xm - ym;
xe = xe;
xs = xs;
} else {
xm = ym - xm;
xe = xe;
xs = ys;
}
if (xm == 0)
2024-09-09 08:57:42 +00:00
return ieee754sp_zero(ieee754_csr.rm == FPU_CSR_RD);
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
/*
* Normalize in extended single precision
*/
while ((xm >> (SP_FBITS + 3)) == 0) {
2024-09-09 08:52:07 +00:00
xm <<= 1;
xe--;
}
}
2024-09-09 08:57:42 +00:00
return ieee754sp_format(xs, xe, xm);
2024-09-09 08:52:07 +00:00
}