1589 lines
41 KiB
Plaintext
1589 lines
41 KiB
Plaintext
|
/*
|
||
|
|
* Copyright (c) 2015-2016, The Linux Foundation. All rights reserved.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 and
|
||
|
|
* only version 2 as published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "skeleton64.dtsi"
|
||
|
|
#include <dt-bindings/clock/msm-clocks-8952.h>
|
||
|
|
#include <dt-bindings/regulator/qcom,rpm-smd-regulator.h>
|
||
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "Qualcomm Technologies, Inc. MSMGOLD";
|
||
|
|
compatible = "qcom,msmgold";
|
||
|
|
qcom,msm-id = <303 0x0>, <308 0x0>, <309 0x0>;
|
||
|
|
interrupt-parent = <&intc>;
|
||
|
|
|
||
|
|
chosen {
|
||
|
|
bootargs = "sched_enable_hmp=1";
|
||
|
|
};
|
||
|
|
|
||
|
|
aliases {
|
||
|
|
/* smdtty devices */
|
||
|
|
smd1 = &smdtty_apps_fm;
|
||
|
|
smd2 = &smdtty_apps_riva_bt_acl;
|
||
|
|
smd3 = &smdtty_apps_riva_bt_cmd;
|
||
|
|
smd4 = &smdtty_mbalbridge;
|
||
|
|
smd5 = &smdtty_apps_riva_ant_cmd;
|
||
|
|
smd6 = &smdtty_apps_riva_ant_data;
|
||
|
|
smd7 = &smdtty_data1;
|
||
|
|
smd8 = &smdtty_data4;
|
||
|
|
smd11 = &smdtty_data11;
|
||
|
|
smd21 = &smdtty_data21;
|
||
|
|
smd36 = &smdtty_loopback;
|
||
|
|
spi3 = &spi_3;
|
||
|
|
i2c2 = &i2c_2;
|
||
|
|
i2c5 = &i2c_5;
|
||
|
|
i2c3 = &i2c_3;
|
||
|
|
};
|
||
|
|
|
||
|
|
reserved-memory {
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
ranges;
|
||
|
|
|
||
|
|
other_ext_mem: other_ext_region@0 {
|
||
|
|
compatible = "removed-dma-pool";
|
||
|
|
no-map;
|
||
|
|
reg = <0x0 0x85e00000 0x0 0xa00000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
modem_mem: modem_region@0 {
|
||
|
|
compatible = "removed-dma-pool";
|
||
|
|
no-map-fixup;
|
||
|
|
reg = <0x0 0x86800000 0x0 0x5a00000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
reloc_mem: reloc_region@0 {
|
||
|
|
compatible = "removed-dma-pool";
|
||
|
|
no-map;
|
||
|
|
reg = <0x0 0x8c200000 0x0 0x1b00000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
venus_mem: venus_region@0 {
|
||
|
|
compatible = "shared-dma-pool";
|
||
|
|
reusable;
|
||
|
|
alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
|
||
|
|
alignment = <0 0x400000>;
|
||
|
|
size = <0 0x0800000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
secure_mem: secure_region@0 {
|
||
|
|
compatible = "shared-dma-pool";
|
||
|
|
reusable;
|
||
|
|
alignment = <0 0x400000>;
|
||
|
|
size = <0 0x7000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qseecom_mem: qseecom_region@0 {
|
||
|
|
compatible = "shared-dma-pool";
|
||
|
|
reusable;
|
||
|
|
alignment = <0 0x400000>;
|
||
|
|
size = <0 0x1000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
adsp_mem: adsp_region@0 {
|
||
|
|
compatible = "shared-dma-pool";
|
||
|
|
reusable;
|
||
|
|
alignment = <0 0x400000>;
|
||
|
|
size = <0 0x400000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cont_splash_mem: splash_region@83000000 {
|
||
|
|
reg = <0x0 0x8dd00000 0x0 0x1400000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
soc: soc { };
|
||
|
|
};
|
||
|
|
|
||
|
|
#include "msmgold-pinctrl.dtsi"
|
||
|
|
#include "msmgold-camera.dtsi"
|
||
|
|
#include "msmgold-cpu.dtsi"
|
||
|
|
#include "msmgold-gpu.dtsi"
|
||
|
|
#include "msmgold-pm.dtsi"
|
||
|
|
#include "msmgold-ion.dtsi"
|
||
|
|
#include "msmgold-iommu.dtsi"
|
||
|
|
#include "msmgold-iommu-domains.dtsi"
|
||
|
|
#include "msmgold-smp2p.dtsi"
|
||
|
|
#include "msmgold-coresight.dtsi"
|
||
|
|
#include "msm8937-bus.dtsi"
|
||
|
|
#include "msmgold-mdss.dtsi"
|
||
|
|
#include "msmgold-mdss-pll.dtsi"
|
||
|
|
#include "msmgold-vidc.dtsi"
|
||
|
|
|
||
|
|
&soc {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0 0 0 0xffffffff>;
|
||
|
|
compatible = "simple-bus";
|
||
|
|
|
||
|
|
intc: interrupt-controller@b000000 {
|
||
|
|
compatible = "qcom,msm-qgic2";
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
reg = <0x0b000000 0x1000>,
|
||
|
|
<0x0b002000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
timer {
|
||
|
|
compatible = "arm,armv8-timer";
|
||
|
|
interrupts = <1 2 0xff08>,
|
||
|
|
<1 3 0xff08>,
|
||
|
|
<1 4 0xff08>,
|
||
|
|
<1 1 0xff08>;
|
||
|
|
clock-frequency = <19200000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,sps {
|
||
|
|
compatible = "qcom,msm_sps_4k";
|
||
|
|
qcom,pipe-attr-ee;
|
||
|
|
};
|
||
|
|
|
||
|
|
timer@b120000 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges;
|
||
|
|
compatible = "arm,armv7-timer-mem";
|
||
|
|
reg = <0xb120000 0x1000>;
|
||
|
|
clock-frequency = <19200000>;
|
||
|
|
|
||
|
|
frame@b121000 {
|
||
|
|
frame-number = <0>;
|
||
|
|
interrupts = <0 8 0x4>,
|
||
|
|
<0 7 0x4>;
|
||
|
|
reg = <0xb121000 0x1000>,
|
||
|
|
<0xb122000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
frame@b123000 {
|
||
|
|
frame-number = <1>;
|
||
|
|
interrupts = <0 9 0x4>;
|
||
|
|
reg = <0xb123000 0x1000>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
frame@b124000 {
|
||
|
|
frame-number = <2>;
|
||
|
|
interrupts = <0 10 0x4>;
|
||
|
|
reg = <0xb124000 0x1000>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
frame@b125000 {
|
||
|
|
frame-number = <3>;
|
||
|
|
interrupts = <0 11 0x4>;
|
||
|
|
reg = <0xb125000 0x1000>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
frame@b126000 {
|
||
|
|
frame-number = <4>;
|
||
|
|
interrupts = <0 12 0x4>;
|
||
|
|
reg = <0xb126000 0x1000>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
frame@b127000 {
|
||
|
|
frame-number = <5>;
|
||
|
|
interrupts = <0 13 0x4>;
|
||
|
|
reg = <0xb127000 0x1000>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
frame@b128000 {
|
||
|
|
frame-number = <6>;
|
||
|
|
interrupts = <0 14 0x4>;
|
||
|
|
reg = <0xb128000 0x1000>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
restart@4ab000 {
|
||
|
|
compatible = "qcom,pshold";
|
||
|
|
reg = <0x4ab000 0x4>,
|
||
|
|
<0x193d100 0x4>;
|
||
|
|
reg-names = "pshold-base", "tcsr-boot-misc-detect";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,mpm2-sleep-counter@4a3000 {
|
||
|
|
compatible = "qcom,mpm2-sleep-counter";
|
||
|
|
reg = <0x4a3000 0x1000>;
|
||
|
|
clock-frequency = <32768>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu-pmu {
|
||
|
|
compatible = "arm,armv8-pmuv3";
|
||
|
|
interrupts = <1 7 0xff00>;
|
||
|
|
};
|
||
|
|
|
||
|
|
tsens: tsens@4a8000 {
|
||
|
|
compatible = "qcom,msmgold-tsens";
|
||
|
|
reg = <0x4a8000 0x2000>,
|
||
|
|
<0xa4000 0x1000>;
|
||
|
|
reg-names = "tsens_physical", "tsens_eeprom_physical";
|
||
|
|
interrupts = <0 184 0>;
|
||
|
|
interrupt-names = "tsens-upper-lower";
|
||
|
|
qcom,sensors = <10>;
|
||
|
|
qcom,slope = <3200 3200 3200 3200 3200 3200 3200 3200 3200
|
||
|
|
3200>;
|
||
|
|
qcom,valid-status-check;
|
||
|
|
};
|
||
|
|
|
||
|
|
slim_msm: slim@c140000{
|
||
|
|
cell-index = <1>;
|
||
|
|
compatible = "qcom,slim-ngd";
|
||
|
|
reg = <0xc140000 0x2c000>,
|
||
|
|
<0xc104000 0x2a000>;
|
||
|
|
reg-names = "slimbus_physical", "slimbus_bam_physical";
|
||
|
|
interrupts = <0 163 0>, <0 180 0>;
|
||
|
|
interrupt-names = "slimbus_irq", "slimbus_bam_irq";
|
||
|
|
qcom,apps-ch-pipes = <0x600000>;
|
||
|
|
qcom,ea-pc = <0x230>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,sensor-information {
|
||
|
|
compatible = "qcom,sensor-information";
|
||
|
|
sensor_information0: qcom,sensor-information-0 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor0";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information1: qcom,sensor-information-1 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor1";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information2: qcom,sensor-information-2 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor2";
|
||
|
|
qcom,alias-name = "pop_mem";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information3: qcom,sensor-information-3 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor3";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information4: qcom,sensor-information-4 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor4";
|
||
|
|
qcom,alias-name = "L2_cache_1";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information5: qcom,sensor-information-5 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor5";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information6: qcom,sensor-information-6 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor6";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information7: qcom,sensor-information-7 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor7";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information8: qcom,sensor-information-8 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor8";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information9: qcom,sensor-information-9 {
|
||
|
|
qcom,sensor-type = "tsens";
|
||
|
|
qcom,sensor-name = "tsens_tz_sensor9";
|
||
|
|
qcom,alias-name = "gpu";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information10: qcom,sensor-information-10 {
|
||
|
|
qcom,sensor-type = "adc";
|
||
|
|
qcom,sensor-name = "pa_therm0";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information11: qcom,sensor-information-11 {
|
||
|
|
qcom,sensor-type = "adc";
|
||
|
|
qcom,sensor-name = "pa_therm1";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information12: qcom,sensor-information-12 {
|
||
|
|
qcom,sensor-type = "adc";
|
||
|
|
qcom,sensor-name = "xo_therm";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information13: qcom,sensor-information-13 {
|
||
|
|
qcom,sensor-type = "adc";
|
||
|
|
qcom,sensor-name = "xo_therm_buf";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information14: qcom,sensor-information-14 {
|
||
|
|
qcom,sensor-type = "adc";
|
||
|
|
qcom,sensor-name = "case_therm";
|
||
|
|
};
|
||
|
|
|
||
|
|
sensor_information15: qcom,sensor-information-15 {
|
||
|
|
qcom,sensor-type = "alarm";
|
||
|
|
qcom,sensor-name = "pm8937_tz";
|
||
|
|
qcom,scaling-factor = <1000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
mitigation_profile0: qcom,limit_info-0 {
|
||
|
|
qcom,temperature-sensor = <&sensor_information5>;
|
||
|
|
qcom,boot-frequency-mitigate;
|
||
|
|
qcom,hotplug-mitigation-enable;
|
||
|
|
qcom,emergency-frequency-mitigate;
|
||
|
|
};
|
||
|
|
|
||
|
|
mitigation_profile1: qcom,limit_info-1 {
|
||
|
|
qcom,temperature-sensor = <&sensor_information6>;
|
||
|
|
qcom,boot-frequency-mitigate;
|
||
|
|
qcom,hotplug-mitigation-enable;
|
||
|
|
qcom,emergency-frequency-mitigate;
|
||
|
|
};
|
||
|
|
|
||
|
|
mitigation_profile2: qcom,limit_info-2 {
|
||
|
|
qcom,temperature-sensor = <&sensor_information7>;
|
||
|
|
qcom,boot-frequency-mitigate;
|
||
|
|
qcom,hotplug-mitigation-enable;
|
||
|
|
qcom,emergency-frequency-mitigate;
|
||
|
|
};
|
||
|
|
|
||
|
|
mitigation_profile3: qcom,limit_info-3 {
|
||
|
|
qcom,temperature-sensor = <&sensor_information8>;
|
||
|
|
qcom,boot-frequency-mitigate;
|
||
|
|
qcom,hotplug-mitigation-enable;
|
||
|
|
qcom,emergency-frequency-mitigate;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,msm-thermal {
|
||
|
|
compatible = "qcom,msm-thermal";
|
||
|
|
qcom,sensor-id = <5>;
|
||
|
|
qcom,poll-ms = <250>;
|
||
|
|
qcom,limit-temp = <60>;
|
||
|
|
qcom,temp-hysteresis = <10>;
|
||
|
|
qcom,freq-step = <2>;
|
||
|
|
qcom,core-limit-temp = <80>;
|
||
|
|
qcom,core-temp-hysteresis = <10>;
|
||
|
|
qcom,hotplug-temp = <105>;
|
||
|
|
qcom,hotplug-temp-hysteresis = <15>;
|
||
|
|
qcom,freq-mitigation-temp = <105>;
|
||
|
|
qcom,freq-mitigation-temp-hysteresis = <15>;
|
||
|
|
qcom,freq-mitigation-value = <998400>;
|
||
|
|
qcom,therm-reset-temp = <115>;
|
||
|
|
qcom,online-hotplug-core;
|
||
|
|
qcom,synchronous-cluster-id = <1>;
|
||
|
|
qcom,synchronous-cluster-map = <1 4 &CPU0 &CPU1 &CPU2 &CPU3>;
|
||
|
|
qcom,disable-cx-phase-ctrl;
|
||
|
|
qcom,disable-gfx-phase-ctrl;
|
||
|
|
qcom,disable-vdd-mx;
|
||
|
|
qcom,disable-psm;
|
||
|
|
qcom,disable-ocr;
|
||
|
|
qcom,vdd-restriction-temp = <5>;
|
||
|
|
qcom,vdd-restriction-temp-hysteresis = <10>;
|
||
|
|
vdd-dig-supply = <&pmgold_s2_floor_level>;
|
||
|
|
|
||
|
|
qcom,vdd-dig-rstr {
|
||
|
|
qcom,vdd-rstr-reg = "vdd-dig";
|
||
|
|
qcom,levels = <RPM_SMD_REGULATOR_LEVEL_NOM
|
||
|
|
RPM_SMD_REGULATOR_LEVEL_BINNING
|
||
|
|
RPM_SMD_REGULATOR_LEVEL_BINNING>;
|
||
|
|
qcom,min-level = <RPM_SMD_REGULATOR_LEVEL_NONE>;
|
||
|
|
};
|
||
|
|
|
||
|
|
msm_thermal_freq: qcom,vdd-apps-rstr {
|
||
|
|
qcom,vdd-rstr-reg = "vdd-apps";
|
||
|
|
qcom,levels = <1094400>;
|
||
|
|
qcom,freq-req;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,bcl {
|
||
|
|
compatible = "qcom,bcl";
|
||
|
|
qcom,bcl-enable;
|
||
|
|
qcom,bcl-framework-interface;
|
||
|
|
qcom,bcl-freq-control-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
|
||
|
|
qcom,bcl-hotplug-list = <&CPU2 &CPU3>;
|
||
|
|
qcom,bcl-soc-hotplug-list = <&CPU2 &CPU3>;
|
||
|
|
qcom,ibat-monitor {
|
||
|
|
qcom,low-threshold-uamp = <3400000>;
|
||
|
|
qcom,high-threshold-uamp = <4200000>;
|
||
|
|
qcom,mitigation-freq-khz = <1094400>;
|
||
|
|
qcom,vph-high-threshold-uv = <3500000>;
|
||
|
|
qcom,vph-low-threshold-uv = <3200000>;
|
||
|
|
qcom,soc-low-threshold = <10>;
|
||
|
|
qcom,thermal-handle = <&msm_thermal_freq>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
blsp1_uart2: serial@78b0000 {
|
||
|
|
compatible = "qcom,msm-lsuart-v14";
|
||
|
|
reg = <0x78b0000 0x200>;
|
||
|
|
interrupts = <0 108 0>;
|
||
|
|
status = "disabled";
|
||
|
|
clocks = <&clock_gcc clk_gcc_blsp1_uart2_apps_clk>,
|
||
|
|
<&clock_gcc clk_gcc_blsp1_ahb_clk>;
|
||
|
|
clock-names = "core_clk", "iface_clk";
|
||
|
|
};
|
||
|
|
|
||
|
|
dma_blsp1: qcom,sps-dma@7884000 { /* BLSP1 */
|
||
|
|
#dma-cells = <4>;
|
||
|
|
compatible = "qcom,sps-dma";
|
||
|
|
reg = <0x7884000 0x1f000>;
|
||
|
|
interrupts = <0 238 0>;
|
||
|
|
qcom,summing-threshold = <10>;
|
||
|
|
};
|
||
|
|
|
||
|
|
dma_blsp2: qcom,sps-dma@7ac4000 { /* BLSP2 */
|
||
|
|
#dma-cells = <4>;
|
||
|
|
compatible = "qcom,sps-dma";
|
||
|
|
reg = <0x7ac4000 0x1f000>;
|
||
|
|
interrupts = <0 239 0>;
|
||
|
|
qcom,summing-threshold = <10>;
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c_2: i2c@78b6000 { /* BLSP1 QUP2 */
|
||
|
|
compatible = "qcom,i2c-msm-v2";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
reg-names = "qup_phys_addr";
|
||
|
|
reg = <0x78b6000 0x600>;
|
||
|
|
interrupt-names = "qup_irq";
|
||
|
|
interrupts = <0 96 0>;
|
||
|
|
qcom,clk-freq-out = <400000>;
|
||
|
|
qcom,clk-freq-in = <19200000>;
|
||
|
|
clock-names = "iface_clk", "core_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_blsp1_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_blsp1_qup2_i2c_apps_clk>;
|
||
|
|
|
||
|
|
pinctrl-names = "i2c_active", "i2c_sleep";
|
||
|
|
pinctrl-0 = <&i2c_2_active>;
|
||
|
|
pinctrl-1 = <&i2c_2_sleep>;
|
||
|
|
qcom,noise-rjct-scl = <0>;
|
||
|
|
qcom,noise-rjct-sda = <0>;
|
||
|
|
qcom,master-id = <86>;
|
||
|
|
dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
|
||
|
|
<&dma_blsp1 7 32 0x20000020 0x20>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c_3: i2c@78b7000 { /* BLSP1 QUP3 */
|
||
|
|
compatible = "qcom,i2c-msm-v2";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
reg-names = "qup_phys_addr";
|
||
|
|
reg = <0x78b7000 0x600>;
|
||
|
|
interrupt-names = "qup_irq";
|
||
|
|
interrupts = <0 97 0>;
|
||
|
|
qcom,clk-freq-out = <400000>;
|
||
|
|
qcom,clk-freq-in = <19200000>;
|
||
|
|
clock-names = "iface_clk", "core_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_blsp1_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_blsp1_qup3_i2c_apps_clk>;
|
||
|
|
|
||
|
|
pinctrl-names = "i2c_active", "i2c_sleep";
|
||
|
|
pinctrl-0 = <&i2c_3_active>;
|
||
|
|
pinctrl-1 = <&i2c_3_sleep>;
|
||
|
|
qcom,noise-rjct-scl = <0>;
|
||
|
|
qcom,noise-rjct-sda = <0>;
|
||
|
|
qcom,master-id = <86>;
|
||
|
|
dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
|
||
|
|
<&dma_blsp1 9 32 0x20000020 0x20>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c_5: i2c@7af5000 { /* BLSP2 QUP1 */
|
||
|
|
compatible = "qcom,i2c-msm-v2";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
reg-names = "qup_phys_addr";
|
||
|
|
reg = <0x7af5000 0x600>;
|
||
|
|
interrupt-names = "qup_irq";
|
||
|
|
interrupts = <0 299 0>;
|
||
|
|
qcom,clk-freq-out = <400000>;
|
||
|
|
qcom,clk-freq-in = <19200000>;
|
||
|
|
clock-names = "iface_clk", "core_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_blsp2_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_blsp2_qup1_i2c_apps_clk>;
|
||
|
|
|
||
|
|
pinctrl-names = "i2c_active", "i2c_sleep";
|
||
|
|
pinctrl-0 = <&i2c_5_active>;
|
||
|
|
pinctrl-1 = <&i2c_5_sleep>;
|
||
|
|
qcom,noise-rjct-scl = <0>;
|
||
|
|
qcom,noise-rjct-sda = <0>;
|
||
|
|
qcom,master-id = <84>;
|
||
|
|
dmas = <&dma_blsp2 4 64 0x20000020 0x20>,
|
||
|
|
<&dma_blsp2 5 32 0x20000020 0x20>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
};
|
||
|
|
|
||
|
|
rpm_bus: qcom,rpm-smd {
|
||
|
|
compatible = "qcom,rpm-smd";
|
||
|
|
rpm-channel-name = "rpm_requests";
|
||
|
|
rpm-channel-type = <15>; /* SMD_APPS_RPM */
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,wcnss-wlan@0a000000 {
|
||
|
|
compatible = "qcom,wcnss_wlan";
|
||
|
|
reg = <0x0a000000 0x280000>,
|
||
|
|
<0x0b011008 0x04>,
|
||
|
|
<0x0a21b000 0x3000>,
|
||
|
|
<0x03204000 0x00000100>,
|
||
|
|
<0x03200800 0x00000200>,
|
||
|
|
<0x0a100400 0x00000200>,
|
||
|
|
<0x0a205050 0x00000200>,
|
||
|
|
<0x0a219000 0x00000020>,
|
||
|
|
<0x0a080488 0x00000008>,
|
||
|
|
<0x0a080fb0 0x00000008>,
|
||
|
|
<0x0a08040c 0x00000008>,
|
||
|
|
<0x0a0120a8 0x00000008>,
|
||
|
|
<0x0a012448 0x00000008>,
|
||
|
|
<0x0a080c00 0x00000001>;
|
||
|
|
|
||
|
|
reg-names = "wcnss_mmio", "wcnss_fiq",
|
||
|
|
"pronto_phy_base", "riva_phy_base",
|
||
|
|
"riva_ccu_base", "pronto_a2xb_base",
|
||
|
|
"pronto_ccpu_base", "pronto_saw2_base",
|
||
|
|
"wlan_tx_phy_aborts","wlan_brdg_err_source",
|
||
|
|
"wlan_tx_status", "alarms_txctl",
|
||
|
|
"alarms_tactl", "pronto_mcu_base";
|
||
|
|
|
||
|
|
interrupts = <0 145 0 0 146 0>;
|
||
|
|
interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";
|
||
|
|
|
||
|
|
qcom,pronto-vddmx-supply = <&pmgold_l3_level_ao>;
|
||
|
|
qcom,pronto-vddcx-supply = <&pmgold_s2_level>;
|
||
|
|
qcom,pronto-vddpx-supply = <&pmgold_l5>;
|
||
|
|
qcom,iris-vddxo-supply = <&pmgold_l7>;
|
||
|
|
qcom,iris-vddrfa-supply = <&pmgold_l19>;
|
||
|
|
qcom,iris-vddpa-supply = <&pmgold_l9>;
|
||
|
|
qcom,iris-vdddig-supply = <&pmgold_l5>;
|
||
|
|
|
||
|
|
qcom,iris-vddxo-voltage-level = <1800000 0 1800000>;
|
||
|
|
qcom,iris-vddrfa-voltage-level = <1300000 0 1300000>;
|
||
|
|
qcom,iris-vddpa-voltage-level = <3300000 0 3300000>;
|
||
|
|
qcom,iris-vdddig-voltage-level = <1800000 0 1800000>;
|
||
|
|
|
||
|
|
qcom,vddmx-voltage-level = <RPM_SMD_REGULATOR_LEVEL_TURBO
|
||
|
|
RPM_SMD_REGULATOR_LEVEL_NONE
|
||
|
|
RPM_SMD_REGULATOR_LEVEL_TURBO>;
|
||
|
|
qcom,vddcx-voltage-level = <RPM_SMD_REGULATOR_LEVEL_NOM
|
||
|
|
RPM_SMD_REGULATOR_LEVEL_NONE
|
||
|
|
RPM_SMD_REGULATOR_LEVEL_TURBO>;
|
||
|
|
qcom,vddpx-voltage-level = <1800000 0 1800000>;
|
||
|
|
|
||
|
|
qcom,iris-vddxo-current = <10000>;
|
||
|
|
qcom,iris-vddrfa-current = <100000>;
|
||
|
|
qcom,iris-vddpa-current = <515000>;
|
||
|
|
qcom,iris-vdddig-current = <10000>;
|
||
|
|
|
||
|
|
qcom,pronto-vddmx-current = <0>;
|
||
|
|
qcom,pronto-vddcx-current = <0>;
|
||
|
|
qcom,pronto-vddpx-current = <0>;
|
||
|
|
|
||
|
|
pinctrl-names = "wcnss_default", "wcnss_sleep",
|
||
|
|
"wcnss_gpio_default";
|
||
|
|
pinctrl-0 = <&wcnss_default>;
|
||
|
|
pinctrl-1 = <&wcnss_sleep>;
|
||
|
|
pinctrl-2 = <&wcnss_gpio_default>;
|
||
|
|
|
||
|
|
gpios = <&tlmm 76 0>, <&tlmm 77 0>, <&tlmm 78 0>,
|
||
|
|
<&tlmm 79 0>, <&tlmm 80 0>;
|
||
|
|
|
||
|
|
clocks = <&clock_gcc clk_xo_wlan_clk>,
|
||
|
|
<&clock_gcc clk_rf_clk2>,
|
||
|
|
<&clock_debug clk_gcc_debug_mux_8937>,
|
||
|
|
<&clock_gcc clk_wcnss_m_clk>;
|
||
|
|
|
||
|
|
clock-names = "xo", "rf_clk", "measure", "wcnss_debug";
|
||
|
|
|
||
|
|
qcom,has-autodetect-xo;
|
||
|
|
qcom,is-pronto-v3;
|
||
|
|
qcom,has-pronto-hw;
|
||
|
|
qcom,has-vsys-adc-channel;
|
||
|
|
qcom,wcnss-adc_tm = <&pm8937_adc_tm>;
|
||
|
|
};
|
||
|
|
|
||
|
|
spmi_bus: qcom,spmi@200f000 {
|
||
|
|
compatible = "qcom,spmi-pmic-arb";
|
||
|
|
reg = <0x200f000 0x1000>,
|
||
|
|
<0x2400000 0x800000>,
|
||
|
|
<0x2c00000 0x800000>,
|
||
|
|
<0x3800000 0x200000>,
|
||
|
|
<0x200a000 0x2100>;
|
||
|
|
reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
|
||
|
|
interrupts = <0 190 0>;
|
||
|
|
qcom,pmic-arb-channel = <0>;
|
||
|
|
qcom,pmic-arb-max-peripherals = <256>;
|
||
|
|
qcom,pmic-arb-max-periph-interrupts = <256>;
|
||
|
|
qcom,pmic-arb-ee = <0>;
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
interrupt-controller;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
cell-index = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
clock_gcc: qcom,gcc@1800000 {
|
||
|
|
compatible = "qcom,gcc-gold";
|
||
|
|
reg = <0x1800000 0x80000>,
|
||
|
|
<0xb016000 0x00040>;
|
||
|
|
reg-names = "cc_base", "apcs_c1_base";
|
||
|
|
vdd_dig-supply = <&pmgold_s2_level>;
|
||
|
|
vdd_hf_dig-supply = <&pmgold_s2_level_ao>;
|
||
|
|
vdd_hf_pll-supply = <&pmgold_l7_ao>;
|
||
|
|
#clock-cells = <1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
clock_debug: qcom,cc-debug@1874000 {
|
||
|
|
compatible = "qcom,cc-debug-gold";
|
||
|
|
reg = <0x1874000 0x4>,
|
||
|
|
<0xb11101c 0x8>;
|
||
|
|
reg-names = "cc_base", "meas";
|
||
|
|
#clock-cells = <1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
clock_gcc_mdss: qcom,gcc-mdss@1800000 {
|
||
|
|
compatible = "qcom,gcc-mdss-gold";
|
||
|
|
clocks = <&mdss_dsi0_pll clk_dsi_pll0_pixel_clk_src>,
|
||
|
|
<&mdss_dsi0_pll clk_dsi_pll0_byte_clk_src>;
|
||
|
|
clock-names = "pixel_src", "byte_src";
|
||
|
|
#clock-cells = <1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
clock_cpu: qcom,cpu-clock-8939@b111050 {
|
||
|
|
compatible = "qcom,cpu-clock-gold";
|
||
|
|
reg = <0xb011050 0x8>,
|
||
|
|
<0x00a412c 0x8>;
|
||
|
|
reg-names = "apcs-c1-rcg-base", "efuse";
|
||
|
|
qcom,num-cluster;
|
||
|
|
vdd-c1-supply = <&apc_vreg_corner>;
|
||
|
|
clocks = <&clock_gcc clk_gpll0_ao_clk_src>,
|
||
|
|
<&clock_gcc clk_a53ss_c1_pll>;
|
||
|
|
clock-names = "clk-c0-4", "clk-c0-5";
|
||
|
|
qcom,speed0-bin-v0-c1 =
|
||
|
|
< 0 0>,
|
||
|
|
< 998400000 1>,
|
||
|
|
< 1094400000 2>,
|
||
|
|
< 1209600000 3>;
|
||
|
|
|
||
|
|
#clock-cells = <1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
msm_cpufreq: qcom,msm-cpufreq {
|
||
|
|
compatible = "qcom,msm-cpufreq";
|
||
|
|
clock-names = "cpu0_clk", "cpu1_clk", "cpu2_clk",
|
||
|
|
"cpu3_clk";
|
||
|
|
clocks = <&clock_cpu clk_a53_bc_clk>,
|
||
|
|
<&clock_cpu clk_a53_bc_clk>,
|
||
|
|
<&clock_cpu clk_a53_bc_clk>,
|
||
|
|
<&clock_cpu clk_a53_bc_clk>;
|
||
|
|
|
||
|
|
qcom,cpufreq-table =
|
||
|
|
< 998400 >,
|
||
|
|
< 1094400 >,
|
||
|
|
< 1209600 >;
|
||
|
|
};
|
||
|
|
|
||
|
|
usb_otg: usb@78db000 {
|
||
|
|
compatible = "qcom,hsusb-otg";
|
||
|
|
reg = <0x78db000 0x400>, <0x6c000 0x200>;
|
||
|
|
reg-names = "core", "phy_csr";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges;
|
||
|
|
|
||
|
|
interrupts = <0 134 0>,<0 140 0>;
|
||
|
|
interrupt-names = "core_irq", "async_irq";
|
||
|
|
|
||
|
|
hsusb_vdd_dig-supply = <&pmgold_l2>;
|
||
|
|
HSUSB_1p8-supply = <&pmgold_l7>;
|
||
|
|
HSUSB_3p3-supply = <&pmgold_l13>;
|
||
|
|
qcom,vdd-voltage-level = <0 1200000 1200000>;
|
||
|
|
vbus_otg-supply = <&smbcharger_charger_otg>;
|
||
|
|
|
||
|
|
qcom,hsusb-otg-phy-type = <3>; /* SNPS Femto PHY */
|
||
|
|
qcom,hsusb-otg-mode = <3>; /* OTG mode */
|
||
|
|
qcom,hsusb-otg-otg-control = <2>; /* PMIC */
|
||
|
|
qcom,dp-manual-pullup;
|
||
|
|
qcom,hsusb-otg-mpm-dpsehv-int = <49>;
|
||
|
|
qcom,hsusb-otg-mpm-dmsehv-int = <58>;
|
||
|
|
qcom,phy-dvdd-always-on;
|
||
|
|
qcom,boost-sysclk-with-streaming;
|
||
|
|
qcom,axi-prefetch-enable;
|
||
|
|
qcom,hsusb-otg-delay-lpm;
|
||
|
|
|
||
|
|
qcom,msm-bus,name = "usb2";
|
||
|
|
qcom,msm-bus,num-cases = <3>;
|
||
|
|
qcom,msm-bus,num-paths = <1>;
|
||
|
|
qcom,msm-bus,vectors-KBps =
|
||
|
|
<87 512 0 0>,
|
||
|
|
<87 512 80000 0>,
|
||
|
|
<87 512 6000 6000>;
|
||
|
|
clocks = <&clock_gcc clk_gcc_usb_hs_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_usb_hs_system_clk>,
|
||
|
|
<&clock_gcc clk_gcc_usb2a_phy_sleep_clk>,
|
||
|
|
<&clock_gcc clk_bimc_usb_a_clk>,
|
||
|
|
<&clock_gcc clk_snoc_usb_a_clk>,
|
||
|
|
<&clock_gcc clk_pnoc_usb_a_clk>,
|
||
|
|
<&clock_gcc clk_gcc_qusb2_phy_clk>,
|
||
|
|
<&clock_gcc clk_gcc_usb2_hs_phy_only_clk>,
|
||
|
|
<&clock_gcc clk_gcc_usb_hs_phy_cfg_ahb_clk>,
|
||
|
|
<&clock_gcc clk_xo_otg_clk>;
|
||
|
|
clock-names = "iface_clk", "core_clk", "sleep_clk",
|
||
|
|
"bimc_clk", "snoc_clk", "pcnoc_clk",
|
||
|
|
"phy_reset_clk", "phy_por_clk", "phy_csr_clk",
|
||
|
|
"xo";
|
||
|
|
qcom,bus-clk-rate = <595200000 200000000 100000000>;
|
||
|
|
qcom,max-nominal-sysclk-rate = <133330000>;
|
||
|
|
|
||
|
|
qcom,usbbam@78c4000 {
|
||
|
|
compatible = "qcom,usb-bam-msm";
|
||
|
|
reg = <0x78c4000 0x17000>;
|
||
|
|
interrupt-parent = <&intc>;
|
||
|
|
interrupts = <0 135 0>;
|
||
|
|
|
||
|
|
qcom,bam-type = <1>;
|
||
|
|
qcom,usb-bam-num-pipes = <4>;
|
||
|
|
qcom,usb-bam-fifo-baseaddr = <0x08605000>;
|
||
|
|
qcom,ignore-core-reset-ack;
|
||
|
|
qcom,disable-clk-gating;
|
||
|
|
qcom,usb-bam-max-mbps-highspeed = <400>;
|
||
|
|
qcom,reset-bam-on-disconnect;
|
||
|
|
|
||
|
|
qcom,pipe0 {
|
||
|
|
label = "hsusb-qdss-in-0";
|
||
|
|
qcom,usb-bam-mem-type = <2>;
|
||
|
|
qcom,dir = <1>;
|
||
|
|
qcom,pipe-num = <0>;
|
||
|
|
qcom,peer-bam = <0>;
|
||
|
|
qcom,peer-bam-physical-address = <0x6044000>;
|
||
|
|
qcom,src-bam-pipe-index = <0>;
|
||
|
|
qcom,dst-bam-pipe-index = <0>;
|
||
|
|
qcom,data-fifo-offset = <0x0>;
|
||
|
|
qcom,data-fifo-size = <0xe00>;
|
||
|
|
qcom,descriptor-fifo-offset = <0xe00>;
|
||
|
|
qcom,descriptor-fifo-size = <0x200>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
android_usb: android_usb@86000c8 {
|
||
|
|
compatible = "qcom,android-usb";
|
||
|
|
reg = <0x086000c8 0xc8>;
|
||
|
|
qcom,pm-qos-latency = <2 191 12701>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpubw: qcom,cpubw {
|
||
|
|
compatible = "qcom,devbw";
|
||
|
|
governor = "cpufreq";
|
||
|
|
qcom,src-dst-ports = <1 512>;
|
||
|
|
qcom,active-only;
|
||
|
|
qcom,bw-tbl =
|
||
|
|
< 769 /* 100.8 MHz */ >,
|
||
|
|
< 1611 /* 211.2 MHz */ >,
|
||
|
|
< 2270 /* 297.6 MHz */ >, /*SVS */
|
||
|
|
< 2929 /* 384 MHz */ >,
|
||
|
|
< 4248 /* 556.8 MHz */ >, /*SVS+*/
|
||
|
|
< 4541 /* 595.2 MHz */ >, /*NOM*/
|
||
|
|
< 5126 /* 672 MHz */ >; /*TURBO*/
|
||
|
|
};
|
||
|
|
|
||
|
|
mincpubw: qcom,mincpubw {
|
||
|
|
compatible = "qcom,devbw";
|
||
|
|
governor = "cpufreq";
|
||
|
|
qcom,src-dst-ports = <1 512>;
|
||
|
|
qcom,active-only;
|
||
|
|
qcom,bw-tbl =
|
||
|
|
< 769 /* 100.8 MHz */ >,
|
||
|
|
< 1611 /* 211.2 MHz */ >,
|
||
|
|
< 2270 /* 297.6 MHz */ >,
|
||
|
|
< 2929 /* 384 MHz */ >,
|
||
|
|
< 4248 /* 556.8 MHz */ >,
|
||
|
|
< 4541 /* 595.2 MHz */ >,
|
||
|
|
< 5126 /* 672 MHz */ >;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,cpu-bwmon {
|
||
|
|
compatible = "qcom,bimc-bwmon2";
|
||
|
|
reg = <0x408000 0x300>, <0x401000 0x200>;
|
||
|
|
reg-names = "base", "global_base";
|
||
|
|
interrupts = <0 183 4>;
|
||
|
|
qcom,mport = <0>;
|
||
|
|
qcom,target-dev = <&cpubw>;
|
||
|
|
};
|
||
|
|
|
||
|
|
devfreq-cpufreq {
|
||
|
|
cpubw-cpufreq {
|
||
|
|
target-dev = <&cpubw>;
|
||
|
|
cpu-to-dev-map =
|
||
|
|
< 998400 4248 >,
|
||
|
|
< 1094400 4541 >,
|
||
|
|
< 1209600 5126 >;
|
||
|
|
};
|
||
|
|
|
||
|
|
mincpubw-cpufreq {
|
||
|
|
target-dev = <&mincpubw>;
|
||
|
|
cpu-to-dev-map =
|
||
|
|
< 998400 2270 >,
|
||
|
|
< 1094400 4248 >,
|
||
|
|
< 1209600 4248 >;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,wdt@b017000 {
|
||
|
|
compatible = "qcom,msm-watchdog";
|
||
|
|
reg = <0xb017000 0x1000>;
|
||
|
|
reg-names = "wdt-base";
|
||
|
|
interrupts = <0 3 0>, <0 4 0>;
|
||
|
|
qcom,bark-time = <11000>;
|
||
|
|
qcom,pet-time = <10000>;
|
||
|
|
qcom,ipi-ping;
|
||
|
|
qcom,wakeup-enable;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,memshare {
|
||
|
|
compatible = "qcom,memshare";
|
||
|
|
|
||
|
|
qcom,client_1 {
|
||
|
|
compatible = "qcom,memshare-peripheral";
|
||
|
|
qcom,peripheral-size = <0x200000>;
|
||
|
|
qcom,client-id = <0>;
|
||
|
|
qcom,allocate-boot-time;
|
||
|
|
label = "modem";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,client_2 {
|
||
|
|
compatible = "qcom,memshare-peripheral";
|
||
|
|
qcom,peripheral-size = <0x300000>;
|
||
|
|
qcom,client-id = <2>;
|
||
|
|
label = "modem";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,client_3 {
|
||
|
|
compatible = "qcom,memshare-peripheral";
|
||
|
|
qcom,peripheral-size = <0x0>;
|
||
|
|
qcom,client-id = <1>;
|
||
|
|
label = "modem";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,msm-rtb {
|
||
|
|
compatible = "qcom,msm-rtb";
|
||
|
|
qcom,rtb-size = <0x100000>; /* 1M EBI1 buffer */
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,msm-imem@8600000 {
|
||
|
|
compatible = "qcom,msm-imem";
|
||
|
|
reg = <0x08600000 0x1000>; /* Address and size of IMEM */
|
||
|
|
ranges = <0x0 0x08600000 0x1000>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
|
||
|
|
mem_dump_table@10 {
|
||
|
|
compatible = "qcom,msm-imem-mem_dump_table";
|
||
|
|
reg = <0x10 8>;
|
||
|
|
};
|
||
|
|
|
||
|
|
restart_reason@65c {
|
||
|
|
compatible = "qcom,msm-imem-restart_reason";
|
||
|
|
reg = <0x65c 4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
boot_stats@6b0 {
|
||
|
|
compatible = "qcom,msm-imem-boot_stats";
|
||
|
|
reg = <0x6b0 32>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pil@94c {
|
||
|
|
compatible = "qcom,msm-imem-pil";
|
||
|
|
reg = <0x94c 200>;
|
||
|
|
};
|
||
|
|
|
||
|
|
};
|
||
|
|
|
||
|
|
jtag_fuse: jtagfuse@a601c {
|
||
|
|
compatible = "qcom,jtag-fuse-v2";
|
||
|
|
reg = <0xa601c 0x8>;
|
||
|
|
reg-names = "fuse-base";
|
||
|
|
};
|
||
|
|
|
||
|
|
jtag_mm0: jtagmm@61bc000 {
|
||
|
|
compatible = "qcom,jtagv8-mm";
|
||
|
|
reg = <0x61bc000 0x1000>,
|
||
|
|
<0x61b0000 0x1000>;
|
||
|
|
reg-names = "etm-base", "debug-base";
|
||
|
|
|
||
|
|
qcom,coresight-jtagmm-cpu = <&CPU0>;
|
||
|
|
|
||
|
|
clocks = <&clock_gcc clk_qdss_clk>,
|
||
|
|
<&clock_gcc clk_qdss_a_clk>;
|
||
|
|
clock-names = "core_clk", "core_a_clk";
|
||
|
|
};
|
||
|
|
|
||
|
|
jtag_mm1: jtagmm@61bd000 {
|
||
|
|
compatible = "qcom,jtagv8-mm";
|
||
|
|
reg = <0x61bd000 0x1000>,
|
||
|
|
<0x61b2000 0x1000>;
|
||
|
|
reg-names = "etm-base", "debug-base";
|
||
|
|
|
||
|
|
qcom,coresight-jtagmm-cpu = <&CPU1>;
|
||
|
|
|
||
|
|
clocks = <&clock_gcc clk_qdss_clk>,
|
||
|
|
<&clock_gcc clk_qdss_a_clk>;
|
||
|
|
clock-names = "core_clk", "core_a_clk";
|
||
|
|
};
|
||
|
|
|
||
|
|
jtag_mm2: jtagmm@61be000 {
|
||
|
|
compatible = "qcom,jtagv8-mm";
|
||
|
|
reg = <0x61be000 0x1000>,
|
||
|
|
<0x61b4000 0x1000>;
|
||
|
|
reg-names = "etm-base", "debug-base";
|
||
|
|
|
||
|
|
qcom,coresight-jtagmm-cpu = <&CPU2>;
|
||
|
|
|
||
|
|
clocks = <&clock_gcc clk_qdss_clk>,
|
||
|
|
<&clock_gcc clk_qdss_a_clk>;
|
||
|
|
clock-names = "core_clk", "core_a_clk";
|
||
|
|
};
|
||
|
|
|
||
|
|
jtag_mm3: jtagmm@61bf000 {
|
||
|
|
compatible = "qcom,jtagv8-mm";
|
||
|
|
reg = <0x61bf000 0x1000>,
|
||
|
|
<0x61b6000 0x1000>;
|
||
|
|
reg-names = "etm-base", "debug-base";
|
||
|
|
|
||
|
|
qcom,coresight-jtagmm-cpu = <&CPU3>;
|
||
|
|
|
||
|
|
clocks = <&clock_gcc clk_qdss_clk>,
|
||
|
|
<&clock_gcc clk_qdss_a_clk>;
|
||
|
|
clock-names = "core_clk", "core_a_clk";
|
||
|
|
};
|
||
|
|
|
||
|
|
dcc: dcc@b3000 {
|
||
|
|
compatible = "qcom,dcc";
|
||
|
|
reg = <0xb3000 0x1000>,
|
||
|
|
<0xb4000 0x2000>;
|
||
|
|
reg-names = "dcc-base", "dcc-ram-base";
|
||
|
|
|
||
|
|
clocks = <&clock_gcc clk_gcc_dcc_clk>;
|
||
|
|
clock-names = "dcc_clk";
|
||
|
|
|
||
|
|
qcom,save-reg;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,ipc-spinlock@1905000 {
|
||
|
|
compatible = "qcom,ipc-spinlock-sfpb";
|
||
|
|
reg = <0x1905000 0x8000>;
|
||
|
|
qcom,num-locks = <8>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smem@86300000 {
|
||
|
|
compatible = "qcom,smem";
|
||
|
|
reg = <0x86300000 0x100000>,
|
||
|
|
<0xb011008 0x4>,
|
||
|
|
<0x60000 0x8000>,
|
||
|
|
<0x193d000 0x8>;
|
||
|
|
reg-names = "smem", "irq-reg-base", "aux-mem1",
|
||
|
|
"smem_targ_info_reg";
|
||
|
|
qcom,mpu-enabled;
|
||
|
|
|
||
|
|
qcom,smd-modem {
|
||
|
|
compatible = "qcom,smd";
|
||
|
|
qcom,smd-edge = <0>;
|
||
|
|
qcom,smd-irq-offset = <0x0>;
|
||
|
|
qcom,smd-irq-bitmask = <0x1000>;
|
||
|
|
interrupts = <0 25 1>;
|
||
|
|
label = "modem";
|
||
|
|
qcom,not-loadable;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smsm-modem {
|
||
|
|
compatible = "qcom,smsm";
|
||
|
|
qcom,smsm-edge = <0>;
|
||
|
|
qcom,smsm-irq-offset = <0x0>;
|
||
|
|
qcom,smsm-irq-bitmask = <0x2000>;
|
||
|
|
interrupts = <0 26 1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smd-wcnss {
|
||
|
|
compatible = "qcom,smd";
|
||
|
|
qcom,smd-edge = <6>;
|
||
|
|
qcom,smd-irq-offset = <0x0>;
|
||
|
|
qcom,smd-irq-bitmask = <0x20000>;
|
||
|
|
interrupts = <0 142 1>;
|
||
|
|
label = "wcnss";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smsm-wcnss {
|
||
|
|
compatible = "qcom,smsm";
|
||
|
|
qcom,smsm-edge = <6>;
|
||
|
|
qcom,smsm-irq-offset = <0x0>;
|
||
|
|
qcom,smsm-irq-bitmask = <0x80000>;
|
||
|
|
interrupts = <0 144 1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smd-adsp {
|
||
|
|
compatible = "qcom,smd";
|
||
|
|
qcom,smd-edge = <1>;
|
||
|
|
qcom,smd-irq-offset = <0x0>;
|
||
|
|
qcom,smd-irq-bitmask = <0x100>;
|
||
|
|
interrupts = <0 289 1>;
|
||
|
|
label = "adsp";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smsm-adsp {
|
||
|
|
compatible = "qcom,smsm";
|
||
|
|
qcom,smsm-edge = <1>;
|
||
|
|
qcom,smsm-irq-offset = <0x0>;
|
||
|
|
qcom,smsm-irq-bitmask = <0x200>;
|
||
|
|
interrupts = <0 290 1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smd-rpm {
|
||
|
|
compatible = "qcom,smd";
|
||
|
|
qcom,smd-edge = <15>;
|
||
|
|
qcom,smd-irq-offset = <0x0>;
|
||
|
|
qcom,smd-irq-bitmask = <0x1>;
|
||
|
|
interrupts = <0 168 1>;
|
||
|
|
label = "rpm";
|
||
|
|
qcom,irq-no-suspend;
|
||
|
|
qcom,not-loadable;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smdtty {
|
||
|
|
compatible = "qcom,smdtty";
|
||
|
|
|
||
|
|
smdtty_apps_fm: qcom,smdtty-apps-fm {
|
||
|
|
qcom,smdtty-remote = "wcnss";
|
||
|
|
qcom,smdtty-port-name = "APPS_FM";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
|
||
|
|
qcom,smdtty-remote = "wcnss";
|
||
|
|
qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
|
||
|
|
qcom,smdtty-remote = "wcnss";
|
||
|
|
qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_mbalbridge: qcom,smdtty-mbalbridge {
|
||
|
|
qcom,smdtty-remote = "modem";
|
||
|
|
qcom,smdtty-port-name = "MBALBRIDGE";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
|
||
|
|
qcom,smdtty-remote = "wcnss";
|
||
|
|
qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
|
||
|
|
qcom,smdtty-remote = "wcnss";
|
||
|
|
qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_data1: qcom,smdtty-data1 {
|
||
|
|
qcom,smdtty-remote = "modem";
|
||
|
|
qcom,smdtty-port-name = "DATA1";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_data4: qcom,smdtty-data4 {
|
||
|
|
qcom,smdtty-remote = "modem";
|
||
|
|
qcom,smdtty-port-name = "DATA4";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_data11: qcom,smdtty-data11 {
|
||
|
|
qcom,smdtty-remote = "modem";
|
||
|
|
qcom,smdtty-port-name = "DATA11";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_data21: qcom,smdtty-data21 {
|
||
|
|
qcom,smdtty-remote = "modem";
|
||
|
|
qcom,smdtty-port-name = "DATA21";
|
||
|
|
};
|
||
|
|
|
||
|
|
smdtty_loopback: smdtty-loopback {
|
||
|
|
qcom,smdtty-remote = "modem";
|
||
|
|
qcom,smdtty-port-name = "LOOPBACK";
|
||
|
|
qcom,smdtty-dev-name = "LOOPBACK_TTY";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smdpkt {
|
||
|
|
compatible = "qcom,smdpkt";
|
||
|
|
|
||
|
|
qcom,smdpkt-data5-cntl {
|
||
|
|
qcom,smdpkt-remote = "modem";
|
||
|
|
qcom,smdpkt-port-name = "DATA5_CNTL";
|
||
|
|
qcom,smdpkt-dev-name = "smdcntl0";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smdpkt-data22 {
|
||
|
|
qcom,smdpkt-remote = "modem";
|
||
|
|
qcom,smdpkt-port-name = "DATA22";
|
||
|
|
qcom,smdpkt-dev-name = "smd22";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smdpkt-data40-cntl {
|
||
|
|
qcom,smdpkt-remote = "modem";
|
||
|
|
qcom,smdpkt-port-name = "DATA40_CNTL";
|
||
|
|
qcom,smdpkt-dev-name = "smdcntl8";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smdpkt-apr-apps2 {
|
||
|
|
qcom,smdpkt-remote = "adsp";
|
||
|
|
qcom,smdpkt-port-name = "apr_apps2";
|
||
|
|
qcom,smdpkt-dev-name = "apr_apps2";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,smdpkt-loopback {
|
||
|
|
qcom,smdpkt-remote = "modem";
|
||
|
|
qcom,smdpkt-port-name = "LOOPBACK";
|
||
|
|
qcom,smdpkt-dev-name = "smd_pkt_loopback";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom_rng: qrng@e3000 {
|
||
|
|
compatible = "qcom,msm-rng";
|
||
|
|
reg = <0xe3000 0x1000>;
|
||
|
|
qcom,msm-rng-iface-clk;
|
||
|
|
qcom,no-qrng-config;
|
||
|
|
qcom,msm-bus,name = "msm-rng-noc";
|
||
|
|
qcom,msm-bus,num-cases = <2>;
|
||
|
|
qcom,msm-bus,num-paths = <1>;
|
||
|
|
qcom,msm-bus,vectors-KBps =
|
||
|
|
<1 618 0 0>, /* No vote */
|
||
|
|
<1 618 0 800>; /* 100 MB/s */
|
||
|
|
clocks = <&clock_gcc clk_gcc_prng_ahb_clk>;
|
||
|
|
clock-names = "iface_clk";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom_tzlog: tz-log@8600720 {
|
||
|
|
compatible = "qcom,tz-log";
|
||
|
|
reg = <0x08600720 0x2000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom_crypto: qcrypto@720000 {
|
||
|
|
compatible = "qcom,qcrypto";
|
||
|
|
reg = <0x720000 0x20000>,
|
||
|
|
<0x704000 0x20000>;
|
||
|
|
reg-names = "crypto-base","crypto-bam-base";
|
||
|
|
interrupts = <0 207 0>;
|
||
|
|
qcom,bam-pipe-pair = <2>;
|
||
|
|
qcom,ce-hw-instance = <0>;
|
||
|
|
qcom,ce-device = <0>;
|
||
|
|
qcom,ce-hw-shared;
|
||
|
|
qcom,clk-mgmt-sus-res;
|
||
|
|
qcom,msm-bus,name = "qcrypto-noc";
|
||
|
|
qcom,msm-bus,num-cases = <2>;
|
||
|
|
qcom,msm-bus,num-paths = <1>;
|
||
|
|
qcom,msm-bus,vectors-KBps =
|
||
|
|
<55 512 0 0>,
|
||
|
|
<55 512 393600 393600>;
|
||
|
|
clocks = <&clock_gcc clk_crypto_clk_src>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_axi_clk>;
|
||
|
|
clock-names = "core_clk_src", "core_clk",
|
||
|
|
"iface_clk", "bus_clk";
|
||
|
|
qcom,use-sw-aes-cbc-ecb-ctr-algo;
|
||
|
|
qcom,use-sw-aes-xts-algo;
|
||
|
|
qcom,use-sw-aes-ccm-algo;
|
||
|
|
qcom,use-sw-ahash-algo;
|
||
|
|
qcom,ce-opp-freq = <100000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom_cedev: qcedev@720000 {
|
||
|
|
compatible = "qcom,qcedev";
|
||
|
|
reg = <0x720000 0x20000>,
|
||
|
|
<0x704000 0x20000>;
|
||
|
|
reg-names = "crypto-base","crypto-bam-base";
|
||
|
|
interrupts = <0 207 0>;
|
||
|
|
qcom,bam-pipe-pair = <1>;
|
||
|
|
qcom,ce-hw-instance = <0>;
|
||
|
|
qcom,ce-device = <0>;
|
||
|
|
qcom,ce-hw-shared;
|
||
|
|
qcom,msm-bus,name = "qcedev-noc";
|
||
|
|
qcom,msm-bus,num-cases = <2>;
|
||
|
|
qcom,msm-bus,num-paths = <1>;
|
||
|
|
qcom,msm-bus,vectors-KBps =
|
||
|
|
<55 512 0 0>,
|
||
|
|
<55 512 393600 393600>;
|
||
|
|
clocks = <&clock_gcc clk_crypto_clk_src>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_axi_clk>;
|
||
|
|
clock-names = "core_clk_src", "core_clk",
|
||
|
|
"iface_clk", "bus_clk";
|
||
|
|
qcom,ce-opp-freq = <100000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom_seecom: qseecom@85e00000 {
|
||
|
|
compatible = "qcom,qseecom";
|
||
|
|
reg = <0x85e00000 0x500000>;
|
||
|
|
reg-names = "secapp-region";
|
||
|
|
qcom,hlos-num-ce-hw-instances = <1>;
|
||
|
|
qcom,hlos-ce-hw-instance = <0>;
|
||
|
|
qcom,qsee-ce-hw-instance = <0>;
|
||
|
|
qcom,disk-encrypt-pipe-pair = <2>;
|
||
|
|
qcom,support-fde;
|
||
|
|
qcom,msm-bus,name = "qseecom-noc";
|
||
|
|
qcom,msm-bus,num-cases = <4>;
|
||
|
|
qcom,msm-bus,num-paths = <1>;
|
||
|
|
qcom,support-bus-scaling;
|
||
|
|
qcom,msm-bus,vectors-KBps =
|
||
|
|
<55 512 0 0>,
|
||
|
|
<55 512 0 0>,
|
||
|
|
<55 512 120000 1200000>,
|
||
|
|
<55 512 393600 3936000>;
|
||
|
|
clocks = <&clock_gcc clk_crypto_clk_src>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_axi_clk>;
|
||
|
|
clock-names = "core_clk_src", "core_clk",
|
||
|
|
"iface_clk", "bus_clk";
|
||
|
|
qcom,ce-opp-freq = <100000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,iris-fm {
|
||
|
|
compatible = "qcom,iris_fm";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,ipc_router {
|
||
|
|
compatible = "qcom,ipc_router";
|
||
|
|
qcom,node-id = <1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,ipc_router_modem_xprt {
|
||
|
|
compatible = "qcom,ipc_router_smd_xprt";
|
||
|
|
qcom,ch-name = "IPCRTR";
|
||
|
|
qcom,xprt-remote = "modem";
|
||
|
|
qcom,xprt-linkid = <1>;
|
||
|
|
qcom,xprt-version = <1>;
|
||
|
|
qcom,fragmented-data;
|
||
|
|
qcom,disable-pil-loading;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,ipc_router_q6_xprt {
|
||
|
|
compatible = "qcom,ipc_router_smd_xprt";
|
||
|
|
qcom,ch-name = "IPCRTR";
|
||
|
|
qcom,xprt-remote = "adsp";
|
||
|
|
qcom,xprt-linkid = <1>;
|
||
|
|
qcom,xprt-version = <1>;
|
||
|
|
qcom,fragmented-data;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,ipc_router_wcnss_xprt {
|
||
|
|
compatible = "qcom,ipc_router_smd_xprt";
|
||
|
|
qcom,ch-name = "IPCRTR";
|
||
|
|
qcom,xprt-remote = "wcnss";
|
||
|
|
qcom,xprt-linkid = <1>;
|
||
|
|
qcom,xprt-version = <1>;
|
||
|
|
qcom,fragmented-data;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,bam_dmux@4044000 {
|
||
|
|
compatible = "qcom,bam_dmux";
|
||
|
|
reg = <0x4044000 0x19000>;
|
||
|
|
interrupts = <GIC_SPI 162 IRQ_TYPE_EDGE_RISING>;
|
||
|
|
qcom,rx-ring-size = <32>;
|
||
|
|
qcom,max-rx-mtu = <4096>;
|
||
|
|
qcom,fast-shutdown;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,adsprpc-mem {
|
||
|
|
compatible = "qcom,msm-adsprpc-mem-region";
|
||
|
|
memory-region = <&adsp_mem>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,adsprpc_domains {
|
||
|
|
compatible = "qcom,msm-fastrpc-legacy-compute-cb";
|
||
|
|
qcom,msm_fastrpc_compute_cb {
|
||
|
|
qcom,adsp-shared-phandle = <&adsp_shared>;
|
||
|
|
qcom,adsp-shared-sids =
|
||
|
|
<0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>;
|
||
|
|
qcom,virtual-addr-pool = <0x80000000 0x7FFFFFFF>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
spi_3: spi@78b7000 { /* BLSP1 QUP3 */
|
||
|
|
compatible = "qcom,spi-qup-v2";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
reg-names = "spi_physical", "spi_bam_physical";
|
||
|
|
reg = <0x78b7000 0x600>,
|
||
|
|
<0x7884000 0x1f000>;
|
||
|
|
interrupt-names = "spi_irq", "spi_bam_irq";
|
||
|
|
interrupts = <0 97 0>, <0 238 0>;
|
||
|
|
spi-max-frequency = <19200000>;
|
||
|
|
pinctrl-names = "spi_default", "spi_sleep";
|
||
|
|
pinctrl-0 = <&spi3_default &spi3_cs0_active>;
|
||
|
|
pinctrl-1 = <&spi3_sleep &spi3_cs0_sleep>;
|
||
|
|
clocks = <&clock_gcc clk_gcc_blsp1_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_blsp1_qup3_spi_apps_clk>;
|
||
|
|
clock-names = "iface_clk", "core_clk";
|
||
|
|
qcom,infinite-mode = <0>;
|
||
|
|
qcom,use-bam;
|
||
|
|
qcom,use-pinctrl;
|
||
|
|
qcom,ver-reg-exists;
|
||
|
|
qcom,bam-consumer-pipe-index = <8>;
|
||
|
|
qcom,bam-producer-pipe-index = <9>;
|
||
|
|
qcom,master-id = <86>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,inrush-current {
|
||
|
|
compatible = "qcom,msm-inrush-current-mitigation";
|
||
|
|
qcom,dependent-subsystems = "modem", "adsp";
|
||
|
|
vdd-supply = <&gdsc_mdss>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,mss@4080000 {
|
||
|
|
compatible = "qcom,pil-q6v55-mss";
|
||
|
|
reg = <0x04080000 0x100>,
|
||
|
|
<0x0194f000 0x010>,
|
||
|
|
<0x01950000 0x008>,
|
||
|
|
<0x01951000 0x008>,
|
||
|
|
<0x04020000 0x040>,
|
||
|
|
<0x01871000 0x004>;
|
||
|
|
reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
|
||
|
|
"rmb_base", "restart_reg";
|
||
|
|
|
||
|
|
interrupts = <0 24 1>;
|
||
|
|
vdd_mss-supply = <&pmgold_s1>;
|
||
|
|
vdd_cx-supply = <&pmgold_s2_level>;
|
||
|
|
vdd_cx-voltage = <RPM_SMD_REGULATOR_LEVEL_TURBO>;
|
||
|
|
vdd_mx-supply = <&pmgold_l3_level_ao>;
|
||
|
|
vdd_mx-uV = <RPM_SMD_REGULATOR_LEVEL_TURBO>;
|
||
|
|
vdd_pll-supply = <&pmgold_l7>;
|
||
|
|
qcom,vdd_pll = <1800000>;
|
||
|
|
|
||
|
|
clocks = <&clock_gcc clk_xo_pil_mss_clk>,
|
||
|
|
<&clock_gcc clk_gcc_mss_cfg_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_mss_q6_bimc_axi_clk>,
|
||
|
|
<&clock_gcc clk_gcc_boot_rom_ahb_clk>;
|
||
|
|
clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
|
||
|
|
qcom,proxy-clock-names = "xo";
|
||
|
|
qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";
|
||
|
|
|
||
|
|
qcom,firmware-name = "modem";
|
||
|
|
qcom,pil-self-auth;
|
||
|
|
qcom,sysmon-id = <0>;
|
||
|
|
qcom,ssctl-instance-id = <0x12>;
|
||
|
|
qcom,qdsp6v56-1-8-inrush-current;
|
||
|
|
|
||
|
|
/* GPIO inputs from mss */
|
||
|
|
qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
|
||
|
|
qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
|
||
|
|
qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
|
||
|
|
qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
|
||
|
|
qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;
|
||
|
|
|
||
|
|
/* GPIO output to mss */
|
||
|
|
qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
|
||
|
|
memory-region = <&modem_mem>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,lpass@c200000 {
|
||
|
|
compatible = "qcom,pil-tz-generic";
|
||
|
|
reg = <0xc200000 0x00100>;
|
||
|
|
interrupts = <0 293 1>;
|
||
|
|
|
||
|
|
vdd_cx-supply = <&pmgold_s2_level>;
|
||
|
|
qcom,proxy-reg-names = "vdd_cx";
|
||
|
|
qcom,vdd_cx-uV-uA = <RPM_SMD_REGULATOR_LEVEL_TURBO 100000>;
|
||
|
|
|
||
|
|
clocks = <&clock_gcc clk_xo_pil_lpass_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_axi_clk>,
|
||
|
|
<&clock_gcc clk_crypto_clk_src>;
|
||
|
|
clock-names = "xo", "scm_core_clk", "scm_iface_clk",
|
||
|
|
"scm_bus_clk", "scm_core_clk_src";
|
||
|
|
qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
|
||
|
|
"scm_bus_clk", "scm_core_clk_src";
|
||
|
|
qcom,scm_core_clk_src-freq = <80000000>;
|
||
|
|
|
||
|
|
qcom,pas-id = <1>;
|
||
|
|
qcom,proxy-timeout-ms = <10000>;
|
||
|
|
qcom,smem-id = <423>;
|
||
|
|
qcom,sysmon-id = <1>;
|
||
|
|
qcom,ssctl-instance-id = <0x14>;
|
||
|
|
qcom,firmware-name = "adsp";
|
||
|
|
|
||
|
|
/* GPIO inputs from lpass */
|
||
|
|
qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
|
||
|
|
qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
|
||
|
|
qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
|
||
|
|
qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;
|
||
|
|
|
||
|
|
/* GPIO output to lpass */
|
||
|
|
qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;
|
||
|
|
|
||
|
|
memory-region = <&reloc_mem>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,pronto@a21b000 {
|
||
|
|
compatible = "qcom,pil-tz-generic";
|
||
|
|
reg = <0x0a21b000 0x3000>;
|
||
|
|
interrupts = <0 149 1>;
|
||
|
|
|
||
|
|
vdd_pronto_pll-supply = <&pmgold_l7>;
|
||
|
|
proxy-reg-names = "vdd_pronto_pll";
|
||
|
|
vdd_pronto_pll-uV-uA = <1800000 18000>;
|
||
|
|
clocks = <&clock_gcc clk_xo_pil_pronto_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_axi_clk>,
|
||
|
|
<&clock_gcc clk_crypto_clk_src>;
|
||
|
|
|
||
|
|
clock-names = "xo", "scm_core_clk", "scm_iface_clk",
|
||
|
|
"scm_bus_clk", "scm_core_clk_src";
|
||
|
|
qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
|
||
|
|
"scm_bus_clk", "scm_core_clk_src";
|
||
|
|
qcom,scm_core_clk_src = <80000000>;
|
||
|
|
|
||
|
|
qcom,pas-id = <6>;
|
||
|
|
qcom,proxy-timeout-ms = <10000>;
|
||
|
|
qcom,smem-id = <422>;
|
||
|
|
qcom,sysmon-id = <6>;
|
||
|
|
qcom,ssctl-instance-id = <0x13>;
|
||
|
|
qcom,firmware-name = "wcnss";
|
||
|
|
|
||
|
|
/* GPIO inputs from wcnss */
|
||
|
|
qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
|
||
|
|
qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
|
||
|
|
qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
|
||
|
|
qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;
|
||
|
|
|
||
|
|
/* GPIO output to wcnss */
|
||
|
|
qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
|
||
|
|
memory-region = <&reloc_mem>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qcom,venus@1de0000 {
|
||
|
|
compatible = "qcom,pil-tz-generic";
|
||
|
|
reg = <0x1de0000 0x4000>;
|
||
|
|
|
||
|
|
vdd-supply = <&gdsc_venus>;
|
||
|
|
qcom,proxy-reg-names = "vdd";
|
||
|
|
|
||
|
|
clocks = <&clock_gcc clk_gcc_venus0_vcodec0_clk>,
|
||
|
|
<&clock_gcc clk_gcc_venus0_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_venus0_axi_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_crypto_axi_clk>,
|
||
|
|
<&clock_gcc clk_crypto_clk_src>;
|
||
|
|
|
||
|
|
clock-names = "core_clk", "iface_clk", "bus_clk",
|
||
|
|
"scm_core_clk", "scm_iface_clk",
|
||
|
|
"scm_bus_clk", "scm_core_clk_src";
|
||
|
|
|
||
|
|
qcom,proxy-clock-names = "core_clk", "iface_clk",
|
||
|
|
"bus_clk", "scm_core_clk",
|
||
|
|
"scm_iface_clk", "scm_bus_clk",
|
||
|
|
"scm_core_clk_src";
|
||
|
|
qcom,scm_core_clk_src-freq = <80000000>;
|
||
|
|
|
||
|
|
qcom,msm-bus,name = "pil-venus";
|
||
|
|
qcom,msm-bus,num-cases = <2>;
|
||
|
|
qcom,msm-bus,num-paths = <1>;
|
||
|
|
qcom,msm-bus,vectors-KBps =
|
||
|
|
<63 512 0 0>,
|
||
|
|
<63 512 0 304000>;
|
||
|
|
|
||
|
|
qcom,pas-id = <9>;
|
||
|
|
qcom,proxy-timeout-ms = <100>;
|
||
|
|
qcom,firmware-name = "venus";
|
||
|
|
memory-region = <&venus_mem>;
|
||
|
|
};
|
||
|
|
|
||
|
|
};
|
||
|
|
|
||
|
|
#include "msm-pm8937-rpm-regulator.dtsi"
|
||
|
|
#include "msmgold-regulator.dtsi"
|
||
|
|
#include "msm-pm8937.dtsi"
|
||
|
|
#include "msm-audio.dtsi"
|
||
|
|
#include "msmgold-audio.dtsi"
|
||
|
|
#include "msm-gdsc-8916.dtsi"
|
||
|
|
|
||
|
|
&gdsc_venus {
|
||
|
|
clock-names = "bus_clk", "core_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_venus0_axi_clk>,
|
||
|
|
<&clock_gcc clk_gcc_venus0_vcodec0_clk>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&gdsc_venus_core0 {
|
||
|
|
qcom,support-hw-trigger;
|
||
|
|
clock-names ="core0_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_venus0_core0_vcodec0_clk>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&gdsc_mdss {
|
||
|
|
clock-names = "core_clk", "bus_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_mdss_mdp_clk>,
|
||
|
|
<&clock_gcc clk_gcc_mdss_axi_clk>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&gdsc_jpeg {
|
||
|
|
clock-names = "core_clk", "bus_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_camss_jpeg0_clk>,
|
||
|
|
<&clock_gcc clk_gcc_camss_jpeg_axi_clk>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&gdsc_vfe {
|
||
|
|
clock-names = "core_clk", "bus_clk", "micro_clk",
|
||
|
|
"csi_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_camss_vfe0_clk>,
|
||
|
|
<&clock_gcc clk_gcc_camss_vfe_axi_clk>,
|
||
|
|
<&clock_gcc clk_gcc_camss_micro_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_camss_csi_vfe0_clk>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&gdsc_vfe1 {
|
||
|
|
clock-names = "core_clk", "bus_clk", "micro_clk",
|
||
|
|
"csi_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_camss_vfe1_clk>,
|
||
|
|
<&clock_gcc clk_gcc_camss_vfe1_axi_clk>,
|
||
|
|
<&clock_gcc clk_gcc_camss_micro_ahb_clk>,
|
||
|
|
<&clock_gcc clk_gcc_camss_csi_vfe1_clk>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&gdsc_cpp {
|
||
|
|
clock-names = "core_clk", "bus_clk";
|
||
|
|
clocks = <&clock_gcc clk_gcc_camss_cpp_clk>,
|
||
|
|
<&clock_gcc clk_gcc_camss_cpp_axi_clk>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&gdsc_oxili_gx {
|
||
|
|
clock-names = "core_root_clk", "gfx_clk";
|
||
|
|
clocks =<&clock_gcc clk_gfx3d_clk_src>,
|
||
|
|
<&clock_gcc clk_gcc_oxili_gfx3d_clk>;
|
||
|
|
qcom,enable-root-clk;
|
||
|
|
qcom,clk-dis-wait-val = <0x5>;
|
||
|
|
status = "okay";
|
||
|
|
};
|