2024-09-09 08:57:42 +00:00
|
|
|
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
|
2024-09-09 08:52:07 +00:00
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 and
|
|
|
|
|
* only version 2 as published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
&spmi_bus {
|
2024-09-09 08:57:42 +00:00
|
|
|
qcom,pmd9635@0 {
|
2024-09-09 08:52:07 +00:00
|
|
|
spmi-slave-container;
|
|
|
|
|
reg = <0x0>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
qcom,revid@100 {
|
|
|
|
|
compatible = "qcom,qpnp-revid";
|
|
|
|
|
reg = <0x100 0x100>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
pmd9635_pon: qcom,power-on@800 {
|
2024-09-09 08:52:07 +00:00
|
|
|
compatible = "qcom,qpnp-power-on";
|
|
|
|
|
reg = <0x800 0x100>;
|
|
|
|
|
qcom,pon-dbc-delay = <15625>;
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
pmd9635_gpios: gpios {
|
2024-09-09 08:52:07 +00:00
|
|
|
spmi-dev-container;
|
|
|
|
|
compatible = "qcom,qpnp-pin";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
2024-09-09 08:57:42 +00:00
|
|
|
label = "pmd9635-gpio";
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
gpio@c000 {
|
|
|
|
|
reg = <0xc000 0x100>;
|
|
|
|
|
qcom,pin-num = <1>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio@c100 {
|
|
|
|
|
reg = <0xc100 0x100>;
|
|
|
|
|
qcom,pin-num = <2>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio@c200 {
|
|
|
|
|
reg = <0xc200 0x100>;
|
|
|
|
|
qcom,pin-num = <3>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio@c300 {
|
|
|
|
|
reg = <0xc300 0x100>;
|
|
|
|
|
qcom,pin-num = <4>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio@c400 {
|
|
|
|
|
reg = <0xc400 0x100>;
|
|
|
|
|
qcom,pin-num = <5>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio@c500 {
|
|
|
|
|
reg = <0xc500 0x100>;
|
|
|
|
|
qcom,pin-num = <6>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
pmd9635_mpps: mpps {
|
2024-09-09 08:52:07 +00:00
|
|
|
spmi-dev-container;
|
|
|
|
|
compatible = "qcom,qpnp-pin";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
2024-09-09 08:57:42 +00:00
|
|
|
label = "pmd9635-mpp";
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
mpp@a000 {
|
|
|
|
|
reg = <0xa000 0x100>;
|
|
|
|
|
qcom,pin-num = <1>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mpp@a100 {
|
|
|
|
|
reg = <0xa100 0x100>;
|
|
|
|
|
qcom,pin-num = <2>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mpp@a200 {
|
|
|
|
|
reg = <0xa200 0x100>;
|
|
|
|
|
qcom,pin-num = <3>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mpp@a300 {
|
|
|
|
|
reg = <0xa300 0x100>;
|
|
|
|
|
qcom,pin-num = <4>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mpp@a400 {
|
|
|
|
|
reg = <0xa400 0x100>;
|
|
|
|
|
qcom,pin-num = <5>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mpp@a500 {
|
|
|
|
|
reg = <0xa500 0x100>;
|
|
|
|
|
qcom,pin-num = <6>;
|
2024-09-09 08:57:42 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
qcom,pmd9635_rtc {
|
|
|
|
|
spmi-dev-container;
|
|
|
|
|
compatible = "qcom,qpnp-rtc";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
qcom,qpnp-rtc-write = <0>;
|
|
|
|
|
qcom,qpnp-rtc-alarm-pwrup = <0>;
|
|
|
|
|
|
|
|
|
|
qcom,pmd9635_rtc_rw@6000 {
|
|
|
|
|
reg = <0x6000 0x100>;
|
|
|
|
|
};
|
|
|
|
|
qcom,pmd9635_rtc_alarm@6100 {
|
|
|
|
|
reg = <0x6100 0x100>;
|
|
|
|
|
interrupts = <0x0 0x61 0x1>;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
pmd9635_vadc: vadc@3100 {
|
2024-09-09 08:52:07 +00:00
|
|
|
compatible = "qcom,qpnp-vadc";
|
|
|
|
|
reg = <0x3100 0x100>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
interrupts = <0x0 0x31 0x0>;
|
|
|
|
|
interrupt-names = "eoc-int-en-set";
|
|
|
|
|
qcom,adc-bit-resolution = <15>;
|
|
|
|
|
qcom,adc-vdd-reference = <1800>;
|
|
|
|
|
qcom,vadc-poll-eoc;
|
|
|
|
|
|
|
|
|
|
chan@8 {
|
|
|
|
|
label = "die_temp";
|
|
|
|
|
reg = <8>;
|
|
|
|
|
qcom,decimation = <0>;
|
|
|
|
|
qcom,pre-div-channel-scaling = <0>;
|
|
|
|
|
qcom,calibration-type = "absolute";
|
|
|
|
|
qcom,scale-function = <3>;
|
|
|
|
|
qcom,hw-settle-time = <0>;
|
|
|
|
|
qcom,fast-avg-setup = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
chan@9 {
|
|
|
|
|
label = "ref_625mv";
|
|
|
|
|
reg = <9>;
|
|
|
|
|
qcom,decimation = <0>;
|
|
|
|
|
qcom,pre-div-channel-scaling = <0>;
|
|
|
|
|
qcom,calibration-type = "absolute";
|
|
|
|
|
qcom,scale-function = <0>;
|
|
|
|
|
qcom,hw-settle-time = <0>;
|
|
|
|
|
qcom,fast-avg-setup = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
chan@a {
|
|
|
|
|
label = "ref_1250v";
|
|
|
|
|
reg = <0xa>;
|
|
|
|
|
qcom,decimation = <0>;
|
|
|
|
|
qcom,pre-div-channel-scaling = <0>;
|
|
|
|
|
qcom,calibration-type = "absolute";
|
|
|
|
|
qcom,scale-function = <0>;
|
|
|
|
|
qcom,hw-settle-time = <0>;
|
|
|
|
|
qcom,fast-avg-setup = <0>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
pmd9635_adc_tm: vadc@3400 {
|
2024-09-09 08:52:07 +00:00
|
|
|
compatible = "qcom,qpnp-adc-tm";
|
|
|
|
|
reg = <0x3400 0x100>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
interrupts = <0x0 0x34 0x0>,
|
|
|
|
|
<0x0 0x34 0x3>,
|
|
|
|
|
<0x0 0x34 0x4>;
|
|
|
|
|
interrupt-names = "eoc-int-en-set",
|
|
|
|
|
"high-thr-en-set",
|
|
|
|
|
"low-thr-en-set";
|
|
|
|
|
qcom,adc-bit-resolution = <15>;
|
|
|
|
|
qcom,adc-vdd-reference = <1800>;
|
2024-09-09 08:57:42 +00:00
|
|
|
qcom,adc_tm-vadc = <&pmd9635_vadc>;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
qcom,pmd9635@1 {
|
2024-09-09 08:52:07 +00:00
|
|
|
spmi-slave-container;
|
|
|
|
|
reg = <0x1>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
|
|
regulator@1400 {
|
2024-09-09 08:57:42 +00:00
|
|
|
compatible = "qcom,qpnp-regulator";
|
|
|
|
|
regulator-name = "9635_s1";
|
2024-09-09 08:52:07 +00:00
|
|
|
spmi-dev-container;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
reg = <0x1400 0x300>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
|
|
qcom,ctl@1400 {
|
|
|
|
|
reg = <0x1400 0x100>;
|
|
|
|
|
};
|
|
|
|
|
qcom,ps@1500 {
|
|
|
|
|
reg = <0x1500 0x100>;
|
|
|
|
|
};
|
|
|
|
|
qcom,freq@1600 {
|
|
|
|
|
reg = <0x1600 0x100>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@1700 {
|
2024-09-09 08:57:42 +00:00
|
|
|
compatible = "qcom,qpnp-regulator";
|
|
|
|
|
regulator-name = "9635_s2";
|
2024-09-09 08:52:07 +00:00
|
|
|
spmi-dev-container;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
reg = <0x1700 0x300>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
|
|
qcom,ctl@1700 {
|
|
|
|
|
reg = <0x1700 0x100>;
|
|
|
|
|
};
|
|
|
|
|
qcom,ps@1800 {
|
|
|
|
|
reg = <0x1800 0x100>;
|
|
|
|
|
};
|
|
|
|
|
qcom,freq@1900 {
|
|
|
|
|
reg = <0x1900 0x100>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@1a00 {
|
2024-09-09 08:57:42 +00:00
|
|
|
compatible = "qcom,qpnp-regulator";
|
|
|
|
|
regulator-name = "9635_s3";
|
2024-09-09 08:52:07 +00:00
|
|
|
spmi-dev-container;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
reg = <0x1a00 0x300>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
qcom,ctl@x1a00 {
|
2024-09-09 08:52:07 +00:00
|
|
|
reg = <0x1a00 0x100>;
|
|
|
|
|
};
|
|
|
|
|
qcom,ps@1b00 {
|
|
|
|
|
reg = <0x1b00 0x100>;
|
|
|
|
|
};
|
|
|
|
|
qcom,freq@1c00 {
|
|
|
|
|
reg = <0x1c00 0x100>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator@2000 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
|
|
|
|
regulator-name = "9635_s4";
|
2024-09-09 08:52:07 +00:00
|
|
|
spmi-dev-container;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
2024-09-09 08:57:42 +00:00
|
|
|
reg = <0x2000 0x300>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
|
|
qcom,ctl@2000 {
|
|
|
|
|
reg = <0x2000 0x100>;
|
|
|
|
|
};
|
|
|
|
|
qcom,ps@2100 {
|
|
|
|
|
reg = <0x2100 0x100>;
|
|
|
|
|
};
|
|
|
|
|
qcom,freq@2200 {
|
|
|
|
|
reg = <0x2200 0x100>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@2300 {
|
2024-09-09 08:52:07 +00:00
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_s5";
|
|
|
|
|
spmi-dev-container;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
reg = <0x2300 0x300>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
qcom,ctl@2300 {
|
|
|
|
|
reg = <0x2300 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
2024-09-09 08:57:42 +00:00
|
|
|
qcom,ps@2400 {
|
|
|
|
|
reg = <0x2400 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
2024-09-09 08:57:42 +00:00
|
|
|
qcom,freq@2500 {
|
|
|
|
|
reg = <0x2500 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4000 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l1";
|
|
|
|
|
reg = <0x4000 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4100 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l2";
|
|
|
|
|
reg = <0x4100 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4200 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l3";
|
|
|
|
|
reg = <0x4200 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4300 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l4";
|
|
|
|
|
reg = <0x4300 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4400 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l5";
|
|
|
|
|
reg = <0x4400 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4500 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l6";
|
|
|
|
|
reg = <0x4500 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4600 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l7";
|
|
|
|
|
reg = <0x4600 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4700 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l8";
|
|
|
|
|
reg = <0x4700 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4800 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l9";
|
|
|
|
|
reg = <0x4800 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4900 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l10";
|
|
|
|
|
reg = <0x4900 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4a00 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l11";
|
|
|
|
|
reg = <0x4a00 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4b00 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l12";
|
|
|
|
|
reg = <0x4b00 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4c00 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l13";
|
|
|
|
|
reg = <0x4c00 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4d00 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l14";
|
|
|
|
|
reg = <0x4d00 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4e00 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l15";
|
|
|
|
|
reg = <0x4e00 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
regulator@4f00 {
|
|
|
|
|
compatible = "qcom,qpnp-regulator";
|
2024-09-09 08:57:42 +00:00
|
|
|
regulator-name = "9635_l16";
|
|
|
|
|
reg = <0x4f00 0x100>;
|
2024-09-09 08:52:07 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
