M7350/kernel/Documentation/devicetree/bindings/gpu/adreno-pwrlevels.txt

26 lines
873 B
Plaintext
Raw Normal View History

2024-09-09 08:57:42 +00:00
Qualcomm GPU powerlevels
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
Powerlevels are defined in sets by qcom,gpu-pwrlevels. Multiple sets (bins)
can be defined within qcom,gpu-pwrelvel-bins. Each powerlevel defines a
voltage, bus, and bandwitdh level.
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
- qcom,gpu-pwrlevel-bins: Contains one or more qcom,gpu-pwrlevels sets
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
Properties:
- compatible: Must be qcom,gpu-pwrlevel-bins
- qcom,gpu-pwrlevels: Defines a set of powerlevels
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
Properties:
- qcom,speed-bin: Speed bin identifier for the set - must match
the value read from the hardware
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
- qcom,gpu-pwrlevel: A single powerlevel
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
Properties:
- reg: Index of the powerlevel (0 = highest perf)
- qcom,gpu-freq GPU frequency for the powerlevel (in Hz)
- qcom,bus-freq Index to a bus level (defined by the bus
settings)
- qcom,bus-min Minimum bus level to set for the power level
- qcom,bus-max maximum bus level to set for the power level