38 lines
1.2 KiB
Plaintext
38 lines
1.2 KiB
Plaintext
|
* MSM Timer
|
||
|
|
|
||
|
|
Properties:
|
||
|
|
|
||
|
|
- compatible : Should at least contain "qcom,msm-timer". More specific
|
||
|
|
properties specify which subsystem the timers are paired with.
|
||
|
|
|
||
|
|
"qcom,kpss-timer" - krait subsystem
|
||
|
|
"qcom,scss-timer" - scorpion subsystem
|
||
|
|
|
||
|
|
- interrupts : Interrupts for the the debug timer, the first general purpose
|
||
|
|
timer, and optionally a second general purpose timer in that
|
||
|
|
order.
|
||
|
|
|
||
|
|
- reg : Specifies the base address of the timer registers.
|
||
|
|
|
||
|
|
- clock-frequency : The frequency of the debug timer and the general purpose
|
||
|
|
timer(s) in Hz in that order.
|
||
|
|
|
||
|
|
Optional:
|
||
|
|
|
||
|
|
- cpu-offset : per-cpu offset used when the timer is accessed without the
|
||
|
|
CPU remapping facilities. The offset is
|
||
|
|
cpu-offset + (0x10000 * cpu-nr).
|
||
|
|
|
||
|
|
Example:
|
||
|
|
|
||
|
|
timer@200a000 {
|
||
|
|
compatible = "qcom,scss-timer", "qcom,msm-timer";
|
||
|
|
interrupts = <1 1 0x301>,
|
||
|
|
<1 2 0x301>,
|
||
|
|
<1 3 0x301>;
|
||
|
|
reg = <0x0200a000 0x100>;
|
||
|
|
clock-frequency = <19200000>,
|
||
|
|
<32768>;
|
||
|
|
cpu-offset = <0x40000>;
|
||
|
|
};
|