96 lines
2.7 KiB
C
96 lines
2.7 KiB
C
|
/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 and
|
||
|
|
* only version 2 as published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef MDSS_QPIC_H
|
||
|
|
#define MDSS_QPIC_H
|
||
|
|
|
||
|
|
#include <linux/list.h>
|
||
|
|
#include <mach/scm-io.h>
|
||
|
|
#include <mach/sps.h>
|
||
|
|
|
||
|
|
#include "mdss_panel.h"
|
||
|
|
|
||
|
|
#define QPIC_REG_QPIC_LCDC_CTRL 0x22000
|
||
|
|
#define QPIC_REG_LCDC_VERSION 0x22004
|
||
|
|
#define QPIC_REG_QPIC_LCDC_IRQ_EN 0x22008
|
||
|
|
#define QPIC_REG_QPIC_LCDC_IRQ_STTS 0x2200C
|
||
|
|
#define QPIC_REG_QPIC_LCDC_IRQ_CLR 0x22010
|
||
|
|
#define QPIC_REG_QPIC_LCDC_STTS 0x22014
|
||
|
|
#define QPIC_REG_QPIC_LCDC_CMD_DATA_CYCLE_CNT 0x22018
|
||
|
|
#define QPIC_REG_QPIC_LCDC_CFG0 0x22020
|
||
|
|
#define QPIC_REG_QPIC_LCDC_CFG1 0x22024
|
||
|
|
#define QPIC_REG_QPIC_LCDC_CFG2 0x22028
|
||
|
|
#define QPIC_REG_QPIC_LCDC_RESET 0x2202C
|
||
|
|
#define QPIC_REG_QPIC_LCDC_FIFO_SOF 0x22100
|
||
|
|
#define QPIC_REG_LCD_DEVICE_CMD0 0x23000
|
||
|
|
#define QPIC_REG_QPIC_LCDC_FIFO_DATA_PORT0 0x22140
|
||
|
|
#define QPIC_REG_QPIC_LCDC_FIFO_EOF 0x22180
|
||
|
|
|
||
|
|
#define QPIC_OUTP(off, data) \
|
||
|
|
writel_relaxed((data), qpic_res->qpic_base + (off))
|
||
|
|
#define QPIC_OUTPW(off, data) \
|
||
|
|
writew_relaxed((data), qpic_res->qpic_base + (off))
|
||
|
|
#define QPIC_INP(off) \
|
||
|
|
readl_relaxed(qpic_res->qpic_base + (off))
|
||
|
|
|
||
|
|
#define QPIC_MAX_VSYNC_WAIT_TIME 500
|
||
|
|
#define QPIC_MAX_CMD_BUF_SIZE 512
|
||
|
|
|
||
|
|
int mdss_qpic_init(void);
|
||
|
|
int qpic_flush_buffer(u32 cmd, u32 len, u32 *param, u32 is_cmd);
|
||
|
|
|
||
|
|
u32 msm_qpic_get_bam_hdl(struct sps_bam_props *bam);
|
||
|
|
int mdss_qpic_panel_on(struct mdss_panel_data *pdata);
|
||
|
|
int mdss_qpic_panel_off(struct mdss_panel_data *pdata);
|
||
|
|
int qpic_register_panel(struct mdss_panel_data *pdata);
|
||
|
|
int ili9341_on(void);
|
||
|
|
|
||
|
|
/* Structure that defines an SPS end point for a BAM pipe. */
|
||
|
|
struct qpic_sps_endpt {
|
||
|
|
struct sps_pipe *handle;
|
||
|
|
struct sps_connect config;
|
||
|
|
struct sps_register_event bam_event;
|
||
|
|
struct completion completion;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct qpic_data_type {
|
||
|
|
u32 rev;
|
||
|
|
struct platform_device *pdev;
|
||
|
|
size_t qpic_reg_size;
|
||
|
|
u32 qpic_phys;
|
||
|
|
char __iomem *qpic_base;
|
||
|
|
u32 irq;
|
||
|
|
u32 irq_ena;
|
||
|
|
u32 res_init;
|
||
|
|
void *fb_virt;
|
||
|
|
u32 fb_phys;
|
||
|
|
void *cmd_buf_virt;
|
||
|
|
u32 cmd_buf_phys;
|
||
|
|
struct qpic_sps_endpt qpic_endpt;
|
||
|
|
u32 sps_init;
|
||
|
|
u32 irq_requested;
|
||
|
|
struct mdss_panel_data *panel_data;
|
||
|
|
};
|
||
|
|
|
||
|
|
u32 qpic_send_frame(
|
||
|
|
u32 x_start,
|
||
|
|
u32 y_start,
|
||
|
|
u32 x_end,
|
||
|
|
u32 y_end,
|
||
|
|
u32 *data,
|
||
|
|
u32 total_bytes);
|
||
|
|
|
||
|
|
u32 qpic_panel_get_framerate(void);
|
||
|
|
|
||
|
|
#endif /* MDSS_QPIC_H */
|