87 lines
2.3 KiB
C
87 lines
2.3 KiB
C
|
/*
|
||
|
|
* linux/arch/sh/boards/se/7343/irq.c
|
||
|
|
*
|
||
|
|
* Copyright (C) 2008 Yoshihiro Shimoda
|
||
|
|
*
|
||
|
|
* Based on linux/arch/sh/boards/se/7722/irq.c
|
||
|
|
* Copyright (C) 2007 Nobuhiro Iwamatsu
|
||
|
|
*
|
||
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
||
|
|
* License. See the file "COPYING" in the main directory of this archive
|
||
|
|
* for more details.
|
||
|
|
*/
|
||
|
|
#include <linux/init.h>
|
||
|
|
#include <linux/irq.h>
|
||
|
|
#include <linux/interrupt.h>
|
||
|
|
#include <linux/io.h>
|
||
|
|
#include <mach-se/mach/se7343.h>
|
||
|
|
|
||
|
|
unsigned int se7343_fpga_irq[SE7343_FPGA_IRQ_NR] = { 0, };
|
||
|
|
|
||
|
|
static void disable_se7343_irq(struct irq_data *data)
|
||
|
|
{
|
||
|
|
unsigned int bit = (unsigned int)irq_data_get_irq_chip_data(data);
|
||
|
|
__raw_writew(__raw_readw(PA_CPLD_IMSK) | 1 << bit, PA_CPLD_IMSK);
|
||
|
|
}
|
||
|
|
|
||
|
|
static void enable_se7343_irq(struct irq_data *data)
|
||
|
|
{
|
||
|
|
unsigned int bit = (unsigned int)irq_data_get_irq_chip_data(data);
|
||
|
|
__raw_writew(__raw_readw(PA_CPLD_IMSK) & ~(1 << bit), PA_CPLD_IMSK);
|
||
|
|
}
|
||
|
|
|
||
|
|
static struct irq_chip se7343_irq_chip __read_mostly = {
|
||
|
|
.name = "SE7343-FPGA",
|
||
|
|
.irq_mask = disable_se7343_irq,
|
||
|
|
.irq_unmask = enable_se7343_irq,
|
||
|
|
};
|
||
|
|
|
||
|
|
static void se7343_irq_demux(unsigned int irq, struct irq_desc *desc)
|
||
|
|
{
|
||
|
|
unsigned short intv = __raw_readw(PA_CPLD_ST);
|
||
|
|
unsigned int ext_irq = 0;
|
||
|
|
|
||
|
|
intv &= (1 << SE7343_FPGA_IRQ_NR) - 1;
|
||
|
|
|
||
|
|
for (; intv; intv >>= 1, ext_irq++) {
|
||
|
|
if (!(intv & 1))
|
||
|
|
continue;
|
||
|
|
|
||
|
|
generic_handle_irq(se7343_fpga_irq[ext_irq]);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Initialize IRQ setting
|
||
|
|
*/
|
||
|
|
void __init init_7343se_IRQ(void)
|
||
|
|
{
|
||
|
|
int i, irq;
|
||
|
|
|
||
|
|
__raw_writew(0, PA_CPLD_IMSK); /* disable all irqs */
|
||
|
|
__raw_writew(0x2000, 0xb03fffec); /* mrshpc irq enable */
|
||
|
|
|
||
|
|
for (i = 0; i < SE7343_FPGA_IRQ_NR; i++) {
|
||
|
|
irq = create_irq();
|
||
|
|
if (irq < 0)
|
||
|
|
return;
|
||
|
|
se7343_fpga_irq[i] = irq;
|
||
|
|
|
||
|
|
irq_set_chip_and_handler_name(se7343_fpga_irq[i],
|
||
|
|
&se7343_irq_chip,
|
||
|
|
handle_level_irq,
|
||
|
|
"level");
|
||
|
|
|
||
|
|
irq_set_chip_data(se7343_fpga_irq[i], (void *)i);
|
||
|
|
}
|
||
|
|
|
||
|
|
irq_set_chained_handler(IRQ0_IRQ, se7343_irq_demux);
|
||
|
|
irq_set_irq_type(IRQ0_IRQ, IRQ_TYPE_LEVEL_LOW);
|
||
|
|
irq_set_chained_handler(IRQ1_IRQ, se7343_irq_demux);
|
||
|
|
irq_set_irq_type(IRQ1_IRQ, IRQ_TYPE_LEVEL_LOW);
|
||
|
|
irq_set_chained_handler(IRQ4_IRQ, se7343_irq_demux);
|
||
|
|
irq_set_irq_type(IRQ4_IRQ, IRQ_TYPE_LEVEL_LOW);
|
||
|
|
irq_set_chained_handler(IRQ5_IRQ, se7343_irq_demux);
|
||
|
|
irq_set_irq_type(IRQ5_IRQ, IRQ_TYPE_LEVEL_LOW);
|
||
|
|
}
|