383 lines
11 KiB
C
383 lines
11 KiB
C
|
/*
|
||
|
|
* R8A7740 processor support
|
||
|
|
*
|
||
|
|
* Copyright (C) 2011 Renesas Solutions Corp.
|
||
|
|
* Copyright (C) 2011 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; either version 2 of the License
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
#include <linux/init.h>
|
||
|
|
#include <linux/kernel.h>
|
||
|
|
#include <linux/io.h>
|
||
|
|
#include <linux/sh_clk.h>
|
||
|
|
#include <linux/clkdev.h>
|
||
|
|
#include <mach/common.h>
|
||
|
|
#include <mach/r8a7740.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* | MDx | XTAL1/EXTAL1 | System | EXTALR |
|
||
|
|
* Clock |-------+-----------------+ clock | 32.768 | RCLK
|
||
|
|
* Mode | 2/1/0 | src MHz | source | KHz | source
|
||
|
|
* -------+-------+-----------------+-----------+--------+----------
|
||
|
|
* 0 | 0 0 0 | External 20~50 | XTAL1 | O | EXTALR
|
||
|
|
* 1 | 0 0 1 | Crystal 20~30 | XTAL1 | O | EXTALR
|
||
|
|
* 2 | 0 1 0 | External 40~50 | XTAL1 / 2 | O | EXTALR
|
||
|
|
* 3 | 0 1 1 | Crystal 40~50 | XTAL1 / 2 | O | EXTALR
|
||
|
|
* 4 | 1 0 0 | External 20~50 | XTAL1 | x | XTAL1 / 1024
|
||
|
|
* 5 | 1 0 1 | Crystal 20~30 | XTAL1 | x | XTAL1 / 1024
|
||
|
|
* 6 | 1 1 0 | External 40~50 | XTAL1 / 2 | x | XTAL1 / 2048
|
||
|
|
* 7 | 1 1 1 | Crystal 40~50 | XTAL1 / 2 | x | XTAL1 / 2048
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* CPG registers */
|
||
|
|
#define FRQCRA 0xe6150000
|
||
|
|
#define FRQCRB 0xe6150004
|
||
|
|
#define FRQCRC 0xe61500e0
|
||
|
|
#define PLLC01CR 0xe6150028
|
||
|
|
|
||
|
|
#define SUBCKCR 0xe6150080
|
||
|
|
|
||
|
|
#define MSTPSR0 0xe6150030
|
||
|
|
#define MSTPSR1 0xe6150038
|
||
|
|
#define MSTPSR2 0xe6150040
|
||
|
|
#define MSTPSR3 0xe6150048
|
||
|
|
#define MSTPSR4 0xe615004c
|
||
|
|
#define SMSTPCR0 0xe6150130
|
||
|
|
#define SMSTPCR1 0xe6150134
|
||
|
|
#define SMSTPCR2 0xe6150138
|
||
|
|
#define SMSTPCR3 0xe615013c
|
||
|
|
#define SMSTPCR4 0xe6150140
|
||
|
|
|
||
|
|
/* Fixed 32 KHz root clock from EXTALR pin */
|
||
|
|
static struct clk extalr_clk = {
|
||
|
|
.rate = 32768,
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* 25MHz default rate for the EXTAL1 root input clock.
|
||
|
|
* If needed, reset this with clk_set_rate() from the platform code.
|
||
|
|
*/
|
||
|
|
static struct clk extal1_clk = {
|
||
|
|
.rate = 25000000,
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* 48MHz default rate for the EXTAL2 root input clock.
|
||
|
|
* If needed, reset this with clk_set_rate() from the platform code.
|
||
|
|
*/
|
||
|
|
static struct clk extal2_clk = {
|
||
|
|
.rate = 48000000,
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* 27MHz default rate for the DV_CLKI root input clock.
|
||
|
|
* If needed, reset this with clk_set_rate() from the platform code.
|
||
|
|
*/
|
||
|
|
static struct clk dv_clk = {
|
||
|
|
.rate = 27000000,
|
||
|
|
};
|
||
|
|
|
||
|
|
static unsigned long div_recalc(struct clk *clk)
|
||
|
|
{
|
||
|
|
return clk->parent->rate / (int)(clk->priv);
|
||
|
|
}
|
||
|
|
|
||
|
|
static struct sh_clk_ops div_clk_ops = {
|
||
|
|
.recalc = div_recalc,
|
||
|
|
};
|
||
|
|
|
||
|
|
/* extal1 / 2 */
|
||
|
|
static struct clk extal1_div2_clk = {
|
||
|
|
.ops = &div_clk_ops,
|
||
|
|
.priv = (void *)2,
|
||
|
|
.parent = &extal1_clk,
|
||
|
|
};
|
||
|
|
|
||
|
|
/* extal1 / 1024 */
|
||
|
|
static struct clk extal1_div1024_clk = {
|
||
|
|
.ops = &div_clk_ops,
|
||
|
|
.priv = (void *)1024,
|
||
|
|
.parent = &extal1_clk,
|
||
|
|
};
|
||
|
|
|
||
|
|
/* extal1 / 2 / 1024 */
|
||
|
|
static struct clk extal1_div2048_clk = {
|
||
|
|
.ops = &div_clk_ops,
|
||
|
|
.priv = (void *)1024,
|
||
|
|
.parent = &extal1_div2_clk,
|
||
|
|
};
|
||
|
|
|
||
|
|
/* extal2 / 2 */
|
||
|
|
static struct clk extal2_div2_clk = {
|
||
|
|
.ops = &div_clk_ops,
|
||
|
|
.priv = (void *)2,
|
||
|
|
.parent = &extal2_clk,
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct sh_clk_ops followparent_clk_ops = {
|
||
|
|
.recalc = followparent_recalc,
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Main clock */
|
||
|
|
static struct clk system_clk = {
|
||
|
|
.ops = &followparent_clk_ops,
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk system_div2_clk = {
|
||
|
|
.ops = &div_clk_ops,
|
||
|
|
.priv = (void *)2,
|
||
|
|
.parent = &system_clk,
|
||
|
|
};
|
||
|
|
|
||
|
|
/* r_clk */
|
||
|
|
static struct clk r_clk = {
|
||
|
|
.ops = &followparent_clk_ops,
|
||
|
|
};
|
||
|
|
|
||
|
|
/* PLLC0/PLLC1 */
|
||
|
|
static unsigned long pllc01_recalc(struct clk *clk)
|
||
|
|
{
|
||
|
|
unsigned long mult = 1;
|
||
|
|
|
||
|
|
if (__raw_readl(PLLC01CR) & (1 << 14))
|
||
|
|
mult = ((__raw_readl(clk->enable_reg) >> 24) & 0x7f) + 1;
|
||
|
|
|
||
|
|
return clk->parent->rate * mult;
|
||
|
|
}
|
||
|
|
|
||
|
|
static struct sh_clk_ops pllc01_clk_ops = {
|
||
|
|
.recalc = pllc01_recalc,
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk pllc0_clk = {
|
||
|
|
.ops = &pllc01_clk_ops,
|
||
|
|
.flags = CLK_ENABLE_ON_INIT,
|
||
|
|
.parent = &system_clk,
|
||
|
|
.enable_reg = (void __iomem *)FRQCRC,
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk pllc1_clk = {
|
||
|
|
.ops = &pllc01_clk_ops,
|
||
|
|
.flags = CLK_ENABLE_ON_INIT,
|
||
|
|
.parent = &system_div2_clk,
|
||
|
|
.enable_reg = (void __iomem *)FRQCRA,
|
||
|
|
};
|
||
|
|
|
||
|
|
/* PLLC1 / 2 */
|
||
|
|
static struct clk pllc1_div2_clk = {
|
||
|
|
.ops = &div_clk_ops,
|
||
|
|
.priv = (void *)2,
|
||
|
|
.parent = &pllc1_clk,
|
||
|
|
};
|
||
|
|
|
||
|
|
struct clk *main_clks[] = {
|
||
|
|
&extalr_clk,
|
||
|
|
&extal1_clk,
|
||
|
|
&extal2_clk,
|
||
|
|
&extal1_div2_clk,
|
||
|
|
&extal1_div1024_clk,
|
||
|
|
&extal1_div2048_clk,
|
||
|
|
&extal2_div2_clk,
|
||
|
|
&dv_clk,
|
||
|
|
&system_clk,
|
||
|
|
&system_div2_clk,
|
||
|
|
&r_clk,
|
||
|
|
&pllc0_clk,
|
||
|
|
&pllc1_clk,
|
||
|
|
&pllc1_div2_clk,
|
||
|
|
};
|
||
|
|
|
||
|
|
static void div4_kick(struct clk *clk)
|
||
|
|
{
|
||
|
|
unsigned long value;
|
||
|
|
|
||
|
|
/* set KICK bit in FRQCRB to update hardware setting */
|
||
|
|
value = __raw_readl(FRQCRB);
|
||
|
|
value |= (1 << 31);
|
||
|
|
__raw_writel(value, FRQCRB);
|
||
|
|
}
|
||
|
|
|
||
|
|
static int divisors[] = { 2, 3, 4, 6, 8, 12, 16, 18,
|
||
|
|
24, 32, 36, 48, 0, 72, 96, 0 };
|
||
|
|
|
||
|
|
static struct clk_div_mult_table div4_div_mult_table = {
|
||
|
|
.divisors = divisors,
|
||
|
|
.nr_divisors = ARRAY_SIZE(divisors),
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk_div4_table div4_table = {
|
||
|
|
.div_mult_table = &div4_div_mult_table,
|
||
|
|
.kick = div4_kick,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum {
|
||
|
|
DIV4_I, DIV4_ZG, DIV4_B, DIV4_M1, DIV4_HP,
|
||
|
|
DIV4_HPP, DIV4_S, DIV4_ZB, DIV4_M3, DIV4_CP,
|
||
|
|
DIV4_NR
|
||
|
|
};
|
||
|
|
|
||
|
|
struct clk div4_clks[DIV4_NR] = {
|
||
|
|
[DIV4_I] = SH_CLK_DIV4(&pllc1_clk, FRQCRA, 20, 0x6fff, CLK_ENABLE_ON_INIT),
|
||
|
|
[DIV4_ZG] = SH_CLK_DIV4(&pllc1_clk, FRQCRA, 16, 0x6fff, CLK_ENABLE_ON_INIT),
|
||
|
|
[DIV4_B] = SH_CLK_DIV4(&pllc1_clk, FRQCRA, 8, 0x6fff, CLK_ENABLE_ON_INIT),
|
||
|
|
[DIV4_M1] = SH_CLK_DIV4(&pllc1_clk, FRQCRA, 4, 0x6fff, CLK_ENABLE_ON_INIT),
|
||
|
|
[DIV4_HP] = SH_CLK_DIV4(&pllc1_clk, FRQCRB, 4, 0x6fff, 0),
|
||
|
|
[DIV4_HPP] = SH_CLK_DIV4(&pllc1_clk, FRQCRC, 20, 0x6fff, 0),
|
||
|
|
[DIV4_S] = SH_CLK_DIV4(&pllc1_clk, FRQCRC, 12, 0x6fff, 0),
|
||
|
|
[DIV4_ZB] = SH_CLK_DIV4(&pllc1_clk, FRQCRC, 8, 0x6fff, 0),
|
||
|
|
[DIV4_M3] = SH_CLK_DIV4(&pllc1_clk, FRQCRC, 4, 0x6fff, 0),
|
||
|
|
[DIV4_CP] = SH_CLK_DIV4(&pllc1_clk, FRQCRC, 0, 0x6fff, 0),
|
||
|
|
};
|
||
|
|
|
||
|
|
enum {
|
||
|
|
DIV6_SUB,
|
||
|
|
DIV6_NR
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk div6_clks[DIV6_NR] = {
|
||
|
|
[DIV6_SUB] = SH_CLK_DIV6(&pllc1_div2_clk, SUBCKCR, 0),
|
||
|
|
};
|
||
|
|
|
||
|
|
enum {
|
||
|
|
MSTP125,
|
||
|
|
MSTP116, MSTP111, MSTP100, MSTP117,
|
||
|
|
|
||
|
|
MSTP230,
|
||
|
|
MSTP222,
|
||
|
|
MSTP207, MSTP206, MSTP204, MSTP203, MSTP202, MSTP201, MSTP200,
|
||
|
|
|
||
|
|
MSTP329, MSTP323,
|
||
|
|
|
||
|
|
MSTP_NR
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk mstp_clks[MSTP_NR] = {
|
||
|
|
[MSTP125] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR1, 25, 0), /* TMU0 */
|
||
|
|
[MSTP117] = SH_CLK_MSTP32(&div4_clks[DIV4_B], SMSTPCR1, 17, 0), /* LCDC1 */
|
||
|
|
[MSTP116] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR1, 16, 0), /* IIC0 */
|
||
|
|
[MSTP111] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR1, 11, 0), /* TMU1 */
|
||
|
|
[MSTP100] = SH_CLK_MSTP32(&div4_clks[DIV4_B], SMSTPCR1, 0, 0), /* LCDC0 */
|
||
|
|
|
||
|
|
[MSTP230] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR2, 30, 0), /* SCIFA6 */
|
||
|
|
[MSTP222] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR2, 22, 0), /* SCIFA7 */
|
||
|
|
[MSTP207] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR2, 7, 0), /* SCIFA5 */
|
||
|
|
[MSTP206] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR2, 6, 0), /* SCIFB */
|
||
|
|
[MSTP204] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR2, 4, 0), /* SCIFA0 */
|
||
|
|
[MSTP203] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR2, 3, 0), /* SCIFA1 */
|
||
|
|
[MSTP202] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR2, 2, 0), /* SCIFA2 */
|
||
|
|
[MSTP201] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR2, 1, 0), /* SCIFA3 */
|
||
|
|
[MSTP200] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR2, 0, 0), /* SCIFA4 */
|
||
|
|
|
||
|
|
[MSTP329] = SH_CLK_MSTP32(&r_clk, SMSTPCR3, 29, 0), /* CMT10 */
|
||
|
|
[MSTP323] = SH_CLK_MSTP32(&div6_clks[DIV6_SUB], SMSTPCR3, 23, 0), /* IIC1 */
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk_lookup lookups[] = {
|
||
|
|
/* main clocks */
|
||
|
|
CLKDEV_CON_ID("extalr", &extalr_clk),
|
||
|
|
CLKDEV_CON_ID("extal1", &extal1_clk),
|
||
|
|
CLKDEV_CON_ID("extal2", &extal2_clk),
|
||
|
|
CLKDEV_CON_ID("extal1_div2", &extal1_div2_clk),
|
||
|
|
CLKDEV_CON_ID("extal1_div1024", &extal1_div1024_clk),
|
||
|
|
CLKDEV_CON_ID("extal1_div2048", &extal1_div2048_clk),
|
||
|
|
CLKDEV_CON_ID("extal2_div2", &extal2_div2_clk),
|
||
|
|
CLKDEV_CON_ID("dv_clk", &dv_clk),
|
||
|
|
CLKDEV_CON_ID("system_clk", &system_clk),
|
||
|
|
CLKDEV_CON_ID("system_div2_clk", &system_div2_clk),
|
||
|
|
CLKDEV_CON_ID("r_clk", &r_clk),
|
||
|
|
CLKDEV_CON_ID("pllc0_clk", &pllc0_clk),
|
||
|
|
CLKDEV_CON_ID("pllc1_clk", &pllc1_clk),
|
||
|
|
CLKDEV_CON_ID("pllc1_div2_clk", &pllc1_div2_clk),
|
||
|
|
|
||
|
|
/* DIV4 clocks */
|
||
|
|
CLKDEV_CON_ID("i_clk", &div4_clks[DIV4_I]),
|
||
|
|
CLKDEV_CON_ID("zg_clk", &div4_clks[DIV4_ZG]),
|
||
|
|
CLKDEV_CON_ID("b_clk", &div4_clks[DIV4_B]),
|
||
|
|
CLKDEV_CON_ID("m1_clk", &div4_clks[DIV4_M1]),
|
||
|
|
CLKDEV_CON_ID("hp_clk", &div4_clks[DIV4_HP]),
|
||
|
|
CLKDEV_CON_ID("hpp_clk", &div4_clks[DIV4_HPP]),
|
||
|
|
CLKDEV_CON_ID("s_clk", &div4_clks[DIV4_S]),
|
||
|
|
CLKDEV_CON_ID("zb_clk", &div4_clks[DIV4_ZB]),
|
||
|
|
CLKDEV_CON_ID("m3_clk", &div4_clks[DIV4_M3]),
|
||
|
|
CLKDEV_CON_ID("cp_clk", &div4_clks[DIV4_CP]),
|
||
|
|
|
||
|
|
/* DIV6 clocks */
|
||
|
|
CLKDEV_CON_ID("sub_clk", &div6_clks[DIV6_SUB]),
|
||
|
|
|
||
|
|
/* MSTP32 clocks */
|
||
|
|
CLKDEV_DEV_ID("sh_mobile_lcdc_fb.0", &mstp_clks[MSTP100]),
|
||
|
|
CLKDEV_DEV_ID("sh_tmu.1", &mstp_clks[MSTP111]),
|
||
|
|
CLKDEV_DEV_ID("i2c-sh_mobile.0", &mstp_clks[MSTP116]),
|
||
|
|
CLKDEV_DEV_ID("sh_mobile_lcdc_fb.1", &mstp_clks[MSTP117]),
|
||
|
|
CLKDEV_DEV_ID("sh_tmu.0", &mstp_clks[MSTP125]),
|
||
|
|
|
||
|
|
CLKDEV_DEV_ID("sh-sci.4", &mstp_clks[MSTP200]),
|
||
|
|
CLKDEV_DEV_ID("sh-sci.3", &mstp_clks[MSTP201]),
|
||
|
|
CLKDEV_DEV_ID("sh-sci.2", &mstp_clks[MSTP202]),
|
||
|
|
CLKDEV_DEV_ID("sh-sci.1", &mstp_clks[MSTP203]),
|
||
|
|
CLKDEV_DEV_ID("sh-sci.0", &mstp_clks[MSTP204]),
|
||
|
|
CLKDEV_DEV_ID("sh-sci.8", &mstp_clks[MSTP206]),
|
||
|
|
CLKDEV_DEV_ID("sh-sci.5", &mstp_clks[MSTP207]),
|
||
|
|
|
||
|
|
CLKDEV_DEV_ID("sh-sci.7", &mstp_clks[MSTP222]),
|
||
|
|
CLKDEV_DEV_ID("sh-sci.6", &mstp_clks[MSTP230]),
|
||
|
|
|
||
|
|
CLKDEV_DEV_ID("sh_cmt.10", &mstp_clks[MSTP329]),
|
||
|
|
CLKDEV_DEV_ID("i2c-sh_mobile.1", &mstp_clks[MSTP323]),
|
||
|
|
};
|
||
|
|
|
||
|
|
void __init r8a7740_clock_init(u8 md_ck)
|
||
|
|
{
|
||
|
|
int k, ret = 0;
|
||
|
|
|
||
|
|
/* detect system clock parent */
|
||
|
|
if (md_ck & MD_CK1)
|
||
|
|
system_clk.parent = &extal1_div2_clk;
|
||
|
|
else
|
||
|
|
system_clk.parent = &extal1_clk;
|
||
|
|
|
||
|
|
/* detect RCLK parent */
|
||
|
|
switch (md_ck & (MD_CK2 | MD_CK1)) {
|
||
|
|
case MD_CK2 | MD_CK1:
|
||
|
|
r_clk.parent = &extal1_div2048_clk;
|
||
|
|
break;
|
||
|
|
case MD_CK2:
|
||
|
|
r_clk.parent = &extal1_div1024_clk;
|
||
|
|
break;
|
||
|
|
case MD_CK1:
|
||
|
|
default:
|
||
|
|
r_clk.parent = &extalr_clk;
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
|
||
|
|
for (k = 0; !ret && (k < ARRAY_SIZE(main_clks)); k++)
|
||
|
|
ret = clk_register(main_clks[k]);
|
||
|
|
|
||
|
|
if (!ret)
|
||
|
|
ret = sh_clk_div4_register(div4_clks, DIV4_NR, &div4_table);
|
||
|
|
|
||
|
|
if (!ret)
|
||
|
|
ret = sh_clk_div6_register(div6_clks, DIV6_NR);
|
||
|
|
|
||
|
|
if (!ret)
|
||
|
|
ret = sh_clk_mstp32_register(mstp_clks, MSTP_NR);
|
||
|
|
|
||
|
|
clkdev_add_table(lookups, ARRAY_SIZE(lookups));
|
||
|
|
|
||
|
|
if (!ret)
|
||
|
|
shmobile_clk_init();
|
||
|
|
else
|
||
|
|
panic("failed to setup r8a7740 clocks\n");
|
||
|
|
}
|