M7350/kernel/drivers/gpu/drm/exynos/exynos_drm_plane.c

283 lines
7.0 KiB
C
Raw Permalink Normal View History

2024-09-09 08:52:07 +00:00
/*
* Copyright (C) 2011 Samsung Electronics Co.Ltd
* Authors: Joonyoung Shim <jy0922.shim@samsung.com>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
*
*/
2024-09-09 08:57:42 +00:00
#include <drm/drmP.h>
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
#include <drm/exynos_drm.h>
2024-09-09 08:52:07 +00:00
#include "exynos_drm_drv.h"
2024-09-09 08:57:42 +00:00
#include "exynos_drm_crtc.h"
#include "exynos_drm_fb.h"
#include "exynos_drm_gem.h"
#include "exynos_drm_plane.h"
#define to_exynos_plane(x) container_of(x, struct exynos_plane, base)
2024-09-09 08:52:07 +00:00
struct exynos_plane {
struct drm_plane base;
struct exynos_drm_overlay overlay;
bool enabled;
};
static const uint32_t formats[] = {
DRM_FORMAT_XRGB8888,
DRM_FORMAT_ARGB8888,
DRM_FORMAT_NV12,
DRM_FORMAT_NV12MT,
};
2024-09-09 08:57:42 +00:00
/*
* This function is to get X or Y size shown via screen. This needs length and
* start position of CRTC.
*
* <--- length --->
* CRTC ----------------
* ^ start ^ end
*
* There are six cases from a to f.
*
* <----- SCREEN ----->
* 0 last
* ----------|------------------|----------
* CRTCs
* a -------
* b -------
* c --------------------------
* d --------
* e -------
* f -------
*/
static int exynos_plane_get_size(int start, unsigned length, unsigned last)
{
int end = start + length;
int size = 0;
if (start <= 0) {
if (end > 0)
size = min_t(unsigned, end, last);
} else if (start <= last) {
size = min_t(unsigned, last - start, length);
}
return size;
}
int exynos_plane_mode_set(struct drm_plane *plane, struct drm_crtc *crtc,
struct drm_framebuffer *fb, int crtc_x, int crtc_y,
unsigned int crtc_w, unsigned int crtc_h,
uint32_t src_x, uint32_t src_y,
uint32_t src_w, uint32_t src_h)
2024-09-09 08:52:07 +00:00
{
2024-09-09 08:57:42 +00:00
struct exynos_plane *exynos_plane = to_exynos_plane(plane);
2024-09-09 08:52:07 +00:00
struct exynos_drm_overlay *overlay = &exynos_plane->overlay;
2024-09-09 08:57:42 +00:00
unsigned int actual_w;
unsigned int actual_h;
int nr;
int i;
nr = exynos_drm_fb_get_buf_cnt(fb);
for (i = 0; i < nr; i++) {
struct exynos_drm_gem_buf *buffer = exynos_drm_fb_buffer(fb, i);
if (!buffer) {
DRM_DEBUG_KMS("buffer is null\n");
return -EFAULT;
}
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
overlay->dma_addr[i] = buffer->dma_addr;
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
DRM_DEBUG_KMS("buffer: %d, dma_addr = 0x%lx\n",
i, (unsigned long)overlay->dma_addr[i]);
}
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
actual_w = exynos_plane_get_size(crtc_x, crtc_w, crtc->mode.hdisplay);
actual_h = exynos_plane_get_size(crtc_y, crtc_h, crtc->mode.vdisplay);
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
if (crtc_x < 0) {
if (actual_w)
src_x -= crtc_x;
crtc_x = 0;
}
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
if (crtc_y < 0) {
if (actual_h)
src_y -= crtc_y;
crtc_y = 0;
}
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
/* set drm framebuffer data. */
overlay->fb_x = src_x;
overlay->fb_y = src_y;
overlay->fb_width = fb->width;
overlay->fb_height = fb->height;
overlay->src_width = src_w;
overlay->src_height = src_h;
overlay->bpp = fb->bits_per_pixel;
overlay->pitch = fb->pitches[0];
overlay->pixel_format = fb->pixel_format;
/* set overlay range to be displayed. */
overlay->crtc_x = crtc_x;
overlay->crtc_y = crtc_y;
overlay->crtc_width = actual_w;
overlay->crtc_height = actual_h;
/* set drm mode data. */
overlay->mode_width = crtc->mode.hdisplay;
overlay->mode_height = crtc->mode.vdisplay;
overlay->refresh = crtc->mode.vrefresh;
overlay->scan_flag = crtc->mode.flags;
DRM_DEBUG_KMS("overlay : offset_x/y(%d,%d), width/height(%d,%d)",
overlay->crtc_x, overlay->crtc_y,
overlay->crtc_width, overlay->crtc_height);
plane->crtc = crtc;
exynos_drm_crtc_plane_mode_set(crtc, overlay);
2024-09-09 08:52:07 +00:00
return 0;
}
2024-09-09 08:57:42 +00:00
void exynos_plane_commit(struct drm_plane *plane)
2024-09-09 08:52:07 +00:00
{
2024-09-09 08:57:42 +00:00
struct exynos_plane *exynos_plane = to_exynos_plane(plane);
2024-09-09 08:52:07 +00:00
struct exynos_drm_overlay *overlay = &exynos_plane->overlay;
2024-09-09 08:57:42 +00:00
exynos_drm_crtc_plane_commit(plane->crtc, overlay->zpos);
}
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
void exynos_plane_dpms(struct drm_plane *plane, int mode)
{
struct exynos_plane *exynos_plane = to_exynos_plane(plane);
struct exynos_drm_overlay *overlay = &exynos_plane->overlay;
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
if (mode == DRM_MODE_DPMS_ON) {
if (exynos_plane->enabled)
return;
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
exynos_drm_crtc_plane_enable(plane->crtc, overlay->zpos);
exynos_plane->enabled = true;
} else {
if (!exynos_plane->enabled)
return;
exynos_drm_crtc_plane_disable(plane->crtc, overlay->zpos);
exynos_plane->enabled = false;
}
}
static int
exynos_update_plane(struct drm_plane *plane, struct drm_crtc *crtc,
struct drm_framebuffer *fb, int crtc_x, int crtc_y,
unsigned int crtc_w, unsigned int crtc_h,
uint32_t src_x, uint32_t src_y,
uint32_t src_w, uint32_t src_h)
{
int ret;
ret = exynos_plane_mode_set(plane, crtc, fb, crtc_x, crtc_y,
crtc_w, crtc_h, src_x >> 16, src_y >> 16,
src_w >> 16, src_h >> 16);
if (ret < 0)
return ret;
exynos_plane_commit(plane);
exynos_plane_dpms(plane, DRM_MODE_DPMS_ON);
2024-09-09 08:52:07 +00:00
return 0;
}
2024-09-09 08:57:42 +00:00
static int exynos_disable_plane(struct drm_plane *plane)
2024-09-09 08:52:07 +00:00
{
2024-09-09 08:57:42 +00:00
exynos_plane_dpms(plane, DRM_MODE_DPMS_OFF);
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
return 0;
}
static void exynos_plane_destroy(struct drm_plane *plane)
{
struct exynos_plane *exynos_plane = to_exynos_plane(plane);
2024-09-09 08:52:07 +00:00
exynos_disable_plane(plane);
drm_plane_cleanup(plane);
kfree(exynos_plane);
}
2024-09-09 08:57:42 +00:00
static int exynos_plane_set_property(struct drm_plane *plane,
struct drm_property *property,
uint64_t val)
{
struct drm_device *dev = plane->dev;
struct exynos_plane *exynos_plane = to_exynos_plane(plane);
struct exynos_drm_private *dev_priv = dev->dev_private;
if (property == dev_priv->plane_zpos_property) {
exynos_plane->overlay.zpos = val;
return 0;
}
return -EINVAL;
}
2024-09-09 08:52:07 +00:00
static struct drm_plane_funcs exynos_plane_funcs = {
.update_plane = exynos_update_plane,
.disable_plane = exynos_disable_plane,
.destroy = exynos_plane_destroy,
2024-09-09 08:57:42 +00:00
.set_property = exynos_plane_set_property,
2024-09-09 08:52:07 +00:00
};
2024-09-09 08:57:42 +00:00
static void exynos_plane_attach_zpos_property(struct drm_plane *plane)
2024-09-09 08:52:07 +00:00
{
2024-09-09 08:57:42 +00:00
struct drm_device *dev = plane->dev;
struct exynos_drm_private *dev_priv = dev->dev_private;
struct drm_property *prop;
prop = dev_priv->plane_zpos_property;
if (!prop) {
prop = drm_property_create_range(dev, 0, "zpos", 0,
MAX_PLANE - 1);
if (!prop)
return;
dev_priv->plane_zpos_property = prop;
}
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
drm_object_attach_property(&plane->base, prop, 0);
2024-09-09 08:52:07 +00:00
}
2024-09-09 08:57:42 +00:00
struct drm_plane *exynos_plane_init(struct drm_device *dev,
unsigned long possible_crtcs,
enum drm_plane_type type)
2024-09-09 08:52:07 +00:00
{
struct exynos_plane *exynos_plane;
2024-09-09 08:57:42 +00:00
int err;
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
exynos_plane = kzalloc(sizeof(struct exynos_plane), GFP_KERNEL);
if (!exynos_plane)
return ERR_PTR(-ENOMEM);
err = drm_universal_plane_init(dev, &exynos_plane->base, possible_crtcs,
&exynos_plane_funcs, formats,
ARRAY_SIZE(formats), type);
if (err) {
DRM_ERROR("failed to initialize plane\n");
kfree(exynos_plane);
return ERR_PTR(err);
2024-09-09 08:52:07 +00:00
}
2024-09-09 08:57:42 +00:00
if (type == DRM_PLANE_TYPE_PRIMARY)
exynos_plane->overlay.zpos = DEFAULT_ZPOS;
else
exynos_plane_attach_zpos_property(&exynos_plane->base);
2024-09-09 08:52:07 +00:00
2024-09-09 08:57:42 +00:00
return &exynos_plane->base;
2024-09-09 08:52:07 +00:00
}