460 lines
10 KiB
Plaintext
460 lines
10 KiB
Plaintext
|
/*
|
||
|
|
* GE SBC310 Device Tree Source
|
||
|
|
*
|
||
|
|
* Copyright 2008 GE Intelligent Platforms Embedded Systems, Inc.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of the GNU General Public License as published by the
|
||
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
||
|
|
* option) any later version.
|
||
|
|
*
|
||
|
|
* Based on: SBS CM6 Device Tree Source
|
||
|
|
* Copyright 2007 SBS Technologies GmbH & Co. KG
|
||
|
|
* And: mpc8641_hpcn.dts (MPC8641 HPCN Device Tree Source)
|
||
|
|
* Copyright 2006 Freescale Semiconductor Inc.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Compiled with dtc -I dts -O dtb -o gef_sbc310.dtb gef_sbc310.dts
|
||
|
|
*/
|
||
|
|
|
||
|
|
/dts-v1/;
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "GEF_SBC310";
|
||
|
|
compatible = "gef,sbc310";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
|
||
|
|
aliases {
|
||
|
|
ethernet0 = &enet0;
|
||
|
|
ethernet1 = &enet1;
|
||
|
|
serial0 = &serial0;
|
||
|
|
serial1 = &serial1;
|
||
|
|
pci0 = &pci0;
|
||
|
|
pci1 = &pci1;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
PowerPC,8641@0 {
|
||
|
|
device_type = "cpu";
|
||
|
|
reg = <0>;
|
||
|
|
d-cache-line-size = <32>; // 32 bytes
|
||
|
|
i-cache-line-size = <32>; // 32 bytes
|
||
|
|
d-cache-size = <32768>; // L1, 32K
|
||
|
|
i-cache-size = <32768>; // L1, 32K
|
||
|
|
timebase-frequency = <0>; // From uboot
|
||
|
|
bus-frequency = <0>; // From uboot
|
||
|
|
clock-frequency = <0>; // From uboot
|
||
|
|
};
|
||
|
|
PowerPC,8641@1 {
|
||
|
|
device_type = "cpu";
|
||
|
|
reg = <1>;
|
||
|
|
d-cache-line-size = <32>; // 32 bytes
|
||
|
|
i-cache-line-size = <32>; // 32 bytes
|
||
|
|
d-cache-size = <32768>; // L1, 32K
|
||
|
|
i-cache-size = <32768>; // L1, 32K
|
||
|
|
timebase-frequency = <0>; // From uboot
|
||
|
|
bus-frequency = <0>; // From uboot
|
||
|
|
clock-frequency = <0>; // From uboot
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
memory {
|
||
|
|
device_type = "memory";
|
||
|
|
reg = <0x0 0x40000000>; // set by uboot
|
||
|
|
};
|
||
|
|
|
||
|
|
localbus@fef05000 {
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
compatible = "fsl,mpc8641-localbus", "simple-bus";
|
||
|
|
reg = <0xfef05000 0x1000>;
|
||
|
|
interrupts = <19 2>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
|
||
|
|
ranges = <0 0 0xff000000 0x01000000 // 16MB Boot flash
|
||
|
|
1 0 0xe0000000 0x08000000 // Paged Flash 0
|
||
|
|
2 0 0xe8000000 0x08000000 // Paged Flash 1
|
||
|
|
3 0 0xfc100000 0x00020000 // NVRAM
|
||
|
|
4 0 0xfc000000 0x00010000>; // FPGA
|
||
|
|
|
||
|
|
/* flash@0,0 is a mirror of part of the memory in flash@1,0
|
||
|
|
flash@0,0 {
|
||
|
|
compatible = "gef,sbc310-firmware-mirror", "cfi-flash";
|
||
|
|
reg = <0x0 0x0 0x01000000>;
|
||
|
|
bank-width = <2>;
|
||
|
|
device-width = <2>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
partition@0 {
|
||
|
|
label = "firmware";
|
||
|
|
reg = <0x0 0x01000000>;
|
||
|
|
read-only;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
*/
|
||
|
|
|
||
|
|
flash@1,0 {
|
||
|
|
compatible = "gef,sbc310-paged-flash", "cfi-flash";
|
||
|
|
reg = <0x1 0x0 0x8000000>;
|
||
|
|
bank-width = <2>;
|
||
|
|
device-width = <2>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
partition@0 {
|
||
|
|
label = "user";
|
||
|
|
reg = <0x0 0x7800000>;
|
||
|
|
};
|
||
|
|
partition@7800000 {
|
||
|
|
label = "firmware";
|
||
|
|
reg = <0x7800000 0x800000>;
|
||
|
|
read-only;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
nvram@3,0 {
|
||
|
|
device_type = "nvram";
|
||
|
|
compatible = "simtek,stk14ca8";
|
||
|
|
reg = <0x3 0x0 0x20000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
fpga@4,0 {
|
||
|
|
compatible = "gef,fpga-regs";
|
||
|
|
reg = <0x4 0x0 0x40>;
|
||
|
|
};
|
||
|
|
|
||
|
|
wdt@4,2000 {
|
||
|
|
compatible = "gef,sbc310-fpga-wdt", "gef,fpga-wdt-1.00",
|
||
|
|
"gef,fpga-wdt";
|
||
|
|
reg = <0x4 0x2000 0x8>;
|
||
|
|
interrupts = <0x1a 0x4>;
|
||
|
|
interrupt-parent = <&gef_pic>;
|
||
|
|
};
|
||
|
|
/*
|
||
|
|
wdt@4,2010 {
|
||
|
|
compatible = "gef,sbc310-fpga-wdt", "gef,fpga-wdt-1.00",
|
||
|
|
"gef,fpga-wdt";
|
||
|
|
reg = <0x4 0x2010 0x8>;
|
||
|
|
interrupts = <0x1b 0x4>;
|
||
|
|
interrupt-parent = <&gef_pic>;
|
||
|
|
};
|
||
|
|
*/
|
||
|
|
gef_pic: pic@4,4000 {
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-controller;
|
||
|
|
compatible = "gef,sbc310-fpga-pic", "gef,fpga-pic";
|
||
|
|
reg = <0x4 0x4000 0x20>;
|
||
|
|
interrupts = <0x8
|
||
|
|
0x9>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
|
||
|
|
};
|
||
|
|
gef_gpio: gpio@4,8000 {
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
compatible = "gef,sbc310-gpio";
|
||
|
|
reg = <0x4 0x8000 0x24>;
|
||
|
|
gpio-controller;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
soc@fef00000 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
device_type = "soc";
|
||
|
|
compatible = "fsl,mpc8641-soc", "simple-bus";
|
||
|
|
ranges = <0x0 0xfef00000 0x00100000>;
|
||
|
|
bus-frequency = <33333333>;
|
||
|
|
|
||
|
|
mcm-law@0 {
|
||
|
|
compatible = "fsl,mcm-law";
|
||
|
|
reg = <0x0 0x1000>;
|
||
|
|
fsl,num-laws = <10>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mcm@1000 {
|
||
|
|
compatible = "fsl,mpc8641-mcm", "fsl,mcm";
|
||
|
|
reg = <0x1000 0x1000>;
|
||
|
|
interrupts = <17 2>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c1: i2c@3000 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
compatible = "fsl-i2c";
|
||
|
|
reg = <0x3000 0x100>;
|
||
|
|
interrupts = <0x2b 0x2>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
dfsrr;
|
||
|
|
|
||
|
|
rtc@51 {
|
||
|
|
compatible = "epson,rx8581";
|
||
|
|
reg = <0x00000051>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c2: i2c@3100 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
compatible = "fsl-i2c";
|
||
|
|
reg = <0x3100 0x100>;
|
||
|
|
interrupts = <0x2b 0x2>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
dfsrr;
|
||
|
|
|
||
|
|
hwmon@48 {
|
||
|
|
compatible = "national,lm92";
|
||
|
|
reg = <0x48>;
|
||
|
|
};
|
||
|
|
|
||
|
|
hwmon@4c {
|
||
|
|
compatible = "adi,adt7461";
|
||
|
|
reg = <0x4c>;
|
||
|
|
};
|
||
|
|
|
||
|
|
eti@6b {
|
||
|
|
compatible = "dallas,ds1682";
|
||
|
|
reg = <0x6b>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
dma@21300 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
compatible = "fsl,mpc8641-dma", "fsl,eloplus-dma";
|
||
|
|
reg = <0x21300 0x4>;
|
||
|
|
ranges = <0x0 0x21100 0x200>;
|
||
|
|
cell-index = <0>;
|
||
|
|
dma-channel@0 {
|
||
|
|
compatible = "fsl,mpc8641-dma-channel",
|
||
|
|
"fsl,eloplus-dma-channel";
|
||
|
|
reg = <0x0 0x80>;
|
||
|
|
cell-index = <0>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
interrupts = <20 2>;
|
||
|
|
};
|
||
|
|
dma-channel@80 {
|
||
|
|
compatible = "fsl,mpc8641-dma-channel",
|
||
|
|
"fsl,eloplus-dma-channel";
|
||
|
|
reg = <0x80 0x80>;
|
||
|
|
cell-index = <1>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
interrupts = <21 2>;
|
||
|
|
};
|
||
|
|
dma-channel@100 {
|
||
|
|
compatible = "fsl,mpc8641-dma-channel",
|
||
|
|
"fsl,eloplus-dma-channel";
|
||
|
|
reg = <0x100 0x80>;
|
||
|
|
cell-index = <2>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
interrupts = <22 2>;
|
||
|
|
};
|
||
|
|
dma-channel@180 {
|
||
|
|
compatible = "fsl,mpc8641-dma-channel",
|
||
|
|
"fsl,eloplus-dma-channel";
|
||
|
|
reg = <0x180 0x80>;
|
||
|
|
cell-index = <3>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
interrupts = <23 2>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
enet0: ethernet@24000 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
cell-index = <0>;
|
||
|
|
device_type = "network";
|
||
|
|
model = "TSEC";
|
||
|
|
compatible = "gianfar";
|
||
|
|
reg = <0x24000 0x1000>;
|
||
|
|
ranges = <0x0 0x24000 0x1000>;
|
||
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
||
|
|
interrupts = <29 2 30 2 34 2>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
tbi-handle = <&tbi0>;
|
||
|
|
phy-handle = <&phy0>;
|
||
|
|
phy-connection-type = "gmii";
|
||
|
|
|
||
|
|
mdio@520 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
compatible = "fsl,gianfar-mdio";
|
||
|
|
reg = <0x520 0x20>;
|
||
|
|
|
||
|
|
phy0: ethernet-phy@0 {
|
||
|
|
interrupt-parent = <&gef_pic>;
|
||
|
|
interrupts = <0x9 0x4>;
|
||
|
|
reg = <1>;
|
||
|
|
};
|
||
|
|
phy2: ethernet-phy@2 {
|
||
|
|
interrupt-parent = <&gef_pic>;
|
||
|
|
interrupts = <0x8 0x4>;
|
||
|
|
reg = <3>;
|
||
|
|
};
|
||
|
|
tbi0: tbi-phy@11 {
|
||
|
|
reg = <0x11>;
|
||
|
|
device_type = "tbi-phy";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
enet1: ethernet@26000 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
cell-index = <2>;
|
||
|
|
device_type = "network";
|
||
|
|
model = "TSEC";
|
||
|
|
compatible = "gianfar";
|
||
|
|
reg = <0x26000 0x1000>;
|
||
|
|
ranges = <0x0 0x26000 0x1000>;
|
||
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
||
|
|
interrupts = <31 2 32 2 33 2>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
tbi-handle = <&tbi2>;
|
||
|
|
phy-handle = <&phy2>;
|
||
|
|
phy-connection-type = "gmii";
|
||
|
|
|
||
|
|
mdio@520 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
compatible = "fsl,gianfar-tbi";
|
||
|
|
reg = <0x520 0x20>;
|
||
|
|
|
||
|
|
tbi2: tbi-phy@11 {
|
||
|
|
reg = <0x11>;
|
||
|
|
device_type = "tbi-phy";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
serial0: serial@4500 {
|
||
|
|
cell-index = <0>;
|
||
|
|
device_type = "serial";
|
||
|
|
compatible = "fsl,ns16550", "ns16550";
|
||
|
|
reg = <0x4500 0x100>;
|
||
|
|
clock-frequency = <0>;
|
||
|
|
interrupts = <0x2a 0x2>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
};
|
||
|
|
|
||
|
|
serial1: serial@4600 {
|
||
|
|
cell-index = <1>;
|
||
|
|
device_type = "serial";
|
||
|
|
compatible = "fsl,ns16550", "ns16550";
|
||
|
|
reg = <0x4600 0x100>;
|
||
|
|
clock-frequency = <0>;
|
||
|
|
interrupts = <0x1c 0x2>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mpic: pic@40000 {
|
||
|
|
clock-frequency = <0>;
|
||
|
|
interrupt-controller;
|
||
|
|
#address-cells = <0>;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
reg = <0x40000 0x40000>;
|
||
|
|
compatible = "chrp,open-pic";
|
||
|
|
device_type = "open-pic";
|
||
|
|
};
|
||
|
|
|
||
|
|
msi@41600 {
|
||
|
|
compatible = "fsl,mpc8641-msi", "fsl,mpic-msi";
|
||
|
|
reg = <0x41600 0x80>;
|
||
|
|
msi-available-ranges = <0 0x100>;
|
||
|
|
interrupts = <
|
||
|
|
0xe0 0
|
||
|
|
0xe1 0
|
||
|
|
0xe2 0
|
||
|
|
0xe3 0
|
||
|
|
0xe4 0
|
||
|
|
0xe5 0
|
||
|
|
0xe6 0
|
||
|
|
0xe7 0>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
};
|
||
|
|
|
||
|
|
global-utilities@e0000 {
|
||
|
|
compatible = "fsl,mpc8641-guts";
|
||
|
|
reg = <0xe0000 0x1000>;
|
||
|
|
fsl,has-rstcr;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
pci0: pcie@fef08000 {
|
||
|
|
compatible = "fsl,mpc8641-pcie";
|
||
|
|
device_type = "pci";
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
#address-cells = <3>;
|
||
|
|
reg = <0xfef08000 0x1000>;
|
||
|
|
bus-range = <0x0 0xff>;
|
||
|
|
ranges = <0x02000000 0x0 0x80000000 0x80000000 0x0 0x40000000
|
||
|
|
0x01000000 0x0 0x00000000 0xfe000000 0x0 0x00400000>;
|
||
|
|
clock-frequency = <33333333>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
interrupts = <0x18 0x2>;
|
||
|
|
interrupt-map-mask = <0xff00 0x0 0x0 0x7>;
|
||
|
|
interrupt-map = <
|
||
|
|
0x0000 0x0 0x0 0x1 &mpic 0x0 0x2
|
||
|
|
0x0000 0x0 0x0 0x2 &mpic 0x1 0x2
|
||
|
|
0x0000 0x0 0x0 0x3 &mpic 0x2 0x2
|
||
|
|
0x0000 0x0 0x0 0x4 &mpic 0x3 0x2
|
||
|
|
>;
|
||
|
|
|
||
|
|
pcie@0 {
|
||
|
|
reg = <0 0 0 0 0>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
#address-cells = <3>;
|
||
|
|
device_type = "pci";
|
||
|
|
ranges = <0x02000000 0x0 0x80000000
|
||
|
|
0x02000000 0x0 0x80000000
|
||
|
|
0x0 0x40000000
|
||
|
|
|
||
|
|
0x01000000 0x0 0x00000000
|
||
|
|
0x01000000 0x0 0x00000000
|
||
|
|
0x0 0x00400000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
pci1: pcie@fef09000 {
|
||
|
|
compatible = "fsl,mpc8641-pcie";
|
||
|
|
device_type = "pci";
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
#address-cells = <3>;
|
||
|
|
reg = <0xfef09000 0x1000>;
|
||
|
|
bus-range = <0x0 0xff>;
|
||
|
|
ranges = <0x02000000 0x0 0xc0000000 0xc0000000 0x0 0x20000000
|
||
|
|
0x01000000 0x0 0x00000000 0xfe400000 0x0 0x00400000>;
|
||
|
|
clock-frequency = <33333333>;
|
||
|
|
interrupt-parent = <&mpic>;
|
||
|
|
interrupts = <0x19 0x2>;
|
||
|
|
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
|
||
|
|
interrupt-map = <
|
||
|
|
0x0000 0x0 0x0 0x1 &mpic 0x4 0x2
|
||
|
|
0x0000 0x0 0x0 0x2 &mpic 0x5 0x2
|
||
|
|
0x0000 0x0 0x0 0x3 &mpic 0x6 0x2
|
||
|
|
0x0000 0x0 0x0 0x4 &mpic 0x7 0x2
|
||
|
|
>;
|
||
|
|
|
||
|
|
pcie@0 {
|
||
|
|
reg = <0 0 0 0 0>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
#address-cells = <3>;
|
||
|
|
device_type = "pci";
|
||
|
|
ranges = <0x02000000 0x0 0xc0000000
|
||
|
|
0x02000000 0x0 0xc0000000
|
||
|
|
0x0 0x20000000
|
||
|
|
|
||
|
|
0x01000000 0x0 0x00000000
|
||
|
|
0x01000000 0x0 0x00000000
|
||
|
|
0x0 0x00400000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|