2024-09-09 08:52:07 +00:00
|
|
|
/*
|
|
|
|
|
* Carsten Langgaard, carstenl@mips.com
|
|
|
|
|
* Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved.
|
2024-09-09 08:57:42 +00:00
|
|
|
* Copyright (C) 2013 Imagination Technologies Ltd.
|
2024-09-09 08:52:07 +00:00
|
|
|
*
|
|
|
|
|
* This program is free software; you can distribute it and/or modify it
|
|
|
|
|
* under the terms of the GNU General Public License (Version 2) as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
|
|
|
* for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
|
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
|
* 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
|
|
|
|
|
*
|
|
|
|
|
* Register definitions for Intel PIIX4 South Bridge Device.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef __ASM_MIPS_BOARDS_PIIX4_H
|
|
|
|
|
#define __ASM_MIPS_BOARDS_PIIX4_H
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
/* PIRQX Route Control */
|
|
|
|
|
#define PIIX4_FUNC0_PIRQRC 0x60
|
|
|
|
|
#define PIIX4_FUNC0_PIRQRC_IRQ_ROUTING_DISABLE (1 << 7)
|
|
|
|
|
#define PIIX4_FUNC0_PIRQRC_IRQ_ROUTING_MASK 0xf
|
|
|
|
|
#define PIIX4_FUNC0_PIRQRC_IRQ_ROUTING_MAX 16
|
|
|
|
|
/* SERIRQ Control */
|
|
|
|
|
#define PIIX4_FUNC0_SERIRQC 0x64
|
|
|
|
|
#define PIIX4_FUNC0_SERIRQC_EN (1 << 7)
|
|
|
|
|
#define PIIX4_FUNC0_SERIRQC_CONT (1 << 6)
|
|
|
|
|
/* Top Of Memory */
|
|
|
|
|
#define PIIX4_FUNC0_TOM 0x69
|
|
|
|
|
#define PIIX4_FUNC0_TOM_TOP_OF_MEMORY_MASK 0xf0
|
|
|
|
|
/* Deterministic Latency Control */
|
|
|
|
|
#define PIIX4_FUNC0_DLC 0x82
|
|
|
|
|
#define PIIX4_FUNC0_DLC_USBPR_EN (1 << 2)
|
|
|
|
|
#define PIIX4_FUNC0_DLC_PASSIVE_RELEASE_EN (1 << 1)
|
|
|
|
|
#define PIIX4_FUNC0_DLC_DELAYED_TRANSACTION_EN (1 << 0)
|
|
|
|
|
/* General Configuration */
|
|
|
|
|
#define PIIX4_FUNC0_GENCFG 0xb0
|
|
|
|
|
#define PIIX4_FUNC0_GENCFG_SERIRQ (1 << 16)
|
2024-09-09 08:52:07 +00:00
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
/* IDE Timing */
|
|
|
|
|
#define PIIX4_FUNC1_IDETIM_PRIMARY_LO 0x40
|
|
|
|
|
#define PIIX4_FUNC1_IDETIM_PRIMARY_HI 0x41
|
|
|
|
|
#define PIIX4_FUNC1_IDETIM_PRIMARY_HI_IDE_DECODE_EN (1 << 7)
|
|
|
|
|
#define PIIX4_FUNC1_IDETIM_SECONDARY_LO 0x42
|
|
|
|
|
#define PIIX4_FUNC1_IDETIM_SECONDARY_HI 0x43
|
|
|
|
|
#define PIIX4_FUNC1_IDETIM_SECONDARY_HI_IDE_DECODE_EN (1 << 7)
|
2024-09-09 08:52:07 +00:00
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
/* Power Management Configuration Space */
|
|
|
|
|
#define PIIX4_FUNC3_PMBA 0x40
|
|
|
|
|
#define PIIX4_FUNC3_PMREGMISC 0x80
|
|
|
|
|
#define PIIX4_FUNC3_PMREGMISC_EN (1 << 0)
|
2024-09-09 08:52:07 +00:00
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
/* Power Management IO Space */
|
|
|
|
|
#define PIIX4_FUNC3IO_PMSTS 0x00
|
|
|
|
|
#define PIIX4_FUNC3IO_PMSTS_PWRBTN_STS (1 << 8)
|
|
|
|
|
#define PIIX4_FUNC3IO_PMCNTRL 0x04
|
|
|
|
|
#define PIIX4_FUNC3IO_PMCNTRL_SUS_EN (1 << 13)
|
|
|
|
|
#define PIIX4_FUNC3IO_PMCNTRL_SUS_TYP (0x7 << 10)
|
|
|
|
|
#define PIIX4_FUNC3IO_PMCNTRL_SUS_TYP_SOFF (0x0 << 10)
|
|
|
|
|
#define PIIX4_FUNC3IO_PMCNTRL_SUS_TYP_STR (0x1 << 10)
|
2024-09-09 08:52:07 +00:00
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
/* Data for magic special PCI cycle */
|
|
|
|
|
#define PIIX4_SUSPEND_MAGIC 0x00120002
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
#endif /* __ASM_MIPS_BOARDS_PIIX4_H */
|
