2024-09-09 08:52:07 +00:00
|
|
|
/*
|
2024-09-09 08:57:42 +00:00
|
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
|
|
|
* License. See the file "COPYING" in the main directory of this archive
|
2024-09-09 08:52:07 +00:00
|
|
|
* for more details.
|
|
|
|
|
*
|
|
|
|
|
* Defines of the MIPS boards specific address-MAP, registers, etc.
|
2024-09-09 08:57:42 +00:00
|
|
|
*
|
|
|
|
|
* Copyright (C) 2000,2012 MIPS Technologies, Inc.
|
|
|
|
|
* All rights reserved.
|
|
|
|
|
* Authors: Carsten Langgaard <carstenl@mips.com>
|
|
|
|
|
* Steven J. Hill <sjhill@mips.com>
|
2024-09-09 08:52:07 +00:00
|
|
|
*/
|
|
|
|
|
#ifndef __ASM_MIPS_BOARDS_GENERIC_H
|
|
|
|
|
#define __ASM_MIPS_BOARDS_GENERIC_H
|
|
|
|
|
|
|
|
|
|
#include <asm/addrspace.h>
|
|
|
|
|
#include <asm/byteorder.h>
|
|
|
|
|
#include <asm/mips-boards/bonito64.h>
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Display register base.
|
|
|
|
|
*/
|
2024-09-09 08:57:42 +00:00
|
|
|
#define ASCII_DISPLAY_WORD_BASE 0x1f000410
|
|
|
|
|
#define ASCII_DISPLAY_POS_BASE 0x1f000418
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Revision register.
|
|
|
|
|
*/
|
2024-09-09 08:57:42 +00:00
|
|
|
#define MIPS_REVISION_REG 0x1fc00010
|
|
|
|
|
#define MIPS_REVISION_CORID_QED_RM5261 0
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_LV 1
|
|
|
|
|
#define MIPS_REVISION_CORID_BONITO64 2
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_20K 3
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_FPGA 4
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_MSC 5
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_EMUL 6
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_FPGA2 7
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_FPGAR2 8
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_FPGA3 9
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_24K 10
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_FPGA4 11
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_FPGA5 12
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
/**** Artificial corid defines ****/
|
|
|
|
|
/*
|
|
|
|
|
* CoreEMUL with Bonito System Controller is treated like a Core20K
|
|
|
|
|
* CoreEMUL with SOC-it 101 System Controller is treated like a CoreMSC
|
|
|
|
|
*/
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_EMUL_BON -1
|
|
|
|
|
#define MIPS_REVISION_CORID_CORE_EMUL_MSC -2
|
|
|
|
|
|
|
|
|
|
#define MIPS_REVISION_CORID (((*(volatile u32 *)ioremap(MIPS_REVISION_REG, 4)) >> 10) & 0x3f)
|
|
|
|
|
|
|
|
|
|
#define MIPS_REVISION_SCON_OTHER 0
|
|
|
|
|
#define MIPS_REVISION_SCON_SOCITSC 1
|
|
|
|
|
#define MIPS_REVISION_SCON_SOCITSCP 2
|
|
|
|
|
|
|
|
|
|
/* Artificial SCON defines for MIPS_REVISION_SCON_OTHER */
|
|
|
|
|
#define MIPS_REVISION_SCON_UNKNOWN -1
|
|
|
|
|
#define MIPS_REVISION_SCON_GT64120 -2
|
|
|
|
|
#define MIPS_REVISION_SCON_BONITO -3
|
|
|
|
|
#define MIPS_REVISION_SCON_BRTL -4
|
|
|
|
|
#define MIPS_REVISION_SCON_SOCIT -5
|
|
|
|
|
#define MIPS_REVISION_SCON_ROCIT -6
|
|
|
|
|
|
|
|
|
|
#define MIPS_REVISION_SCONID (((*(volatile u32 *)ioremap(MIPS_REVISION_REG, 4)) >> 24) & 0xff)
|
|
|
|
|
|
|
|
|
|
extern int mips_revision_sconid;
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
|
extern void mips_pcibios_init(void);
|
|
|
|
|
#else
|
|
|
|
|
#define mips_pcibios_init() do { } while (0)
|
|
|
|
|
#endif
|
|
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
extern void mips_scroll_message(void);
|
|
|
|
|
extern void mips_display_message(const char *str);
|
2024-09-09 08:52:07 +00:00
|
|
|
|
2024-09-09 08:57:42 +00:00
|
|
|
#endif /* __ASM_MIPS_BOARDS_GENERIC_H */
|
