2024-09-09 08:52:07 +00:00
|
|
|
/*
|
|
|
|
|
* linux/arch/arm/mm/tlb-fa.S
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2005 Faraday Corp.
|
|
|
|
|
* Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@teltonika.lt>
|
|
|
|
|
*
|
|
|
|
|
* Based on tlb-v4wbi.S:
|
|
|
|
|
* Copyright (C) 1997-2002 Russell King
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* ARM architecture version 4, Faraday variation.
|
|
|
|
|
* This assume an unified TLBs, with a write buffer, and branch target buffer (BTB)
|
|
|
|
|
*
|
|
|
|
|
* Processors: FA520 FA526 FA626
|
|
|
|
|
*/
|
|
|
|
|
#include <linux/linkage.h>
|
|
|
|
|
#include <linux/init.h>
|
2024-09-09 08:57:42 +00:00
|
|
|
#include <asm/assembler.h>
|
2024-09-09 08:52:07 +00:00
|
|
|
#include <asm/asm-offsets.h>
|
|
|
|
|
#include <asm/tlbflush.h>
|
|
|
|
|
#include "proc-macros.S"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* flush_user_tlb_range(start, end, mm)
|
|
|
|
|
*
|
|
|
|
|
* Invalidate a range of TLB entries in the specified address space.
|
|
|
|
|
*
|
|
|
|
|
* - start - range start address
|
|
|
|
|
* - end - range end address
|
|
|
|
|
* - mm - mm_struct describing address space
|
|
|
|
|
*/
|
|
|
|
|
.align 4
|
|
|
|
|
ENTRY(fa_flush_user_tlb_range)
|
|
|
|
|
vma_vm_mm ip, r2
|
|
|
|
|
act_mm r3 @ get current->active_mm
|
|
|
|
|
eors r3, ip, r3 @ == mm ?
|
2024-09-09 08:57:42 +00:00
|
|
|
retne lr @ no, we dont do anything
|
2024-09-09 08:52:07 +00:00
|
|
|
mov r3, #0
|
|
|
|
|
mcr p15, 0, r3, c7, c10, 4 @ drain WB
|
|
|
|
|
bic r0, r0, #0x0ff
|
|
|
|
|
bic r0, r0, #0xf00
|
|
|
|
|
1: mcr p15, 0, r0, c8, c7, 1 @ invalidate UTLB entry
|
|
|
|
|
add r0, r0, #PAGE_SZ
|
|
|
|
|
cmp r0, r1
|
|
|
|
|
blo 1b
|
|
|
|
|
mcr p15, 0, r3, c7, c10, 4 @ data write barrier
|
2024-09-09 08:57:42 +00:00
|
|
|
ret lr
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
ENTRY(fa_flush_kern_tlb_range)
|
|
|
|
|
mov r3, #0
|
|
|
|
|
mcr p15, 0, r3, c7, c10, 4 @ drain WB
|
|
|
|
|
bic r0, r0, #0x0ff
|
|
|
|
|
bic r0, r0, #0xf00
|
|
|
|
|
1: mcr p15, 0, r0, c8, c7, 1 @ invalidate UTLB entry
|
|
|
|
|
add r0, r0, #PAGE_SZ
|
|
|
|
|
cmp r0, r1
|
|
|
|
|
blo 1b
|
|
|
|
|
mcr p15, 0, r3, c7, c10, 4 @ data write barrier
|
|
|
|
|
mcr p15, 0, r3, c7, c5, 4 @ prefetch flush (isb)
|
2024-09-09 08:57:42 +00:00
|
|
|
ret lr
|
2024-09-09 08:52:07 +00:00
|
|
|
|
|
|
|
|
__INITDATA
|
|
|
|
|
|
|
|
|
|
/* define struct cpu_tlb_fns (see <asm/tlbflush.h> and proc-macros.S) */
|
|
|
|
|
define_tlb_functions fa, fa_tlb_flags
|
